Online testing approach for very deep-submicron ICs

Very deep-submicron technologies pose new challenges to IC testing. In particular, crosstalk and transient faults are difficult to detect with traditional methods. Online testing techniques can detect these faults, however, and a new approach extends these techniques to include gross-delay faults. Moreover, this approach described by the authors can be exploited to detect stuck-at and bridging faults offline.

[1]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Michael Nicolaidis.  Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[3]  Andrzej J. Strojwas,et al.  A Unified Approach for Timing Verification and Delay Fault Testing , 1997 .

[4]  Resve Saleh,et al.  Simulation and analysis of transient faults in digital circuits , 1992 .

[5]  Robert C. Aitken,et al.  Nanometer Technology Effects on Fault Models for IC Testing , 1999, Computer.

[6]  Cecilia Metra,et al.  Self-Checking Detection and Diagnosis of Transient, Delay, and Crosstalk Faults Affecting Bus Lines , 2000, IEEE Trans. Computers.

[7]  Cecilia Metra,et al.  On-line detection of logic errors due to crosstalk, delay, and transient faults , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[8]  Cecilia Metra,et al.  Sensing circuit for on-line detection of delay faults , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Yervant Zorian,et al.  On-Line Testing for VLSI—A Compendium of Approaches , 1998, J. Electron. Test..

[10]  Michele Favalli,et al.  Novel design for testability schemes for CMOS ICs , 1990 .

[11]  Edward J. McCluskey,et al.  On-line delay testing of digital circuits , 1994, Proceedings of IEEE VLSI Test Symposium.

[12]  Donatella Sciuto,et al.  Designing networks with error detection properties through the fault-error relation , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.