Variability-aware compact model strategy for 20-nm bulk MOSFETs

In this paper a variability-aware compact modeling strategy is presented for 20-nm bulk planar technology, taking into account the critical dimension long-range process variation and local statistical variability. Process and device simulations and statistical simulations for a wide range of combinations of L and W are carefully carried out using a design of experiments approach. The variability aware compact model strategy features a comprehensively extracted nominal model and two groups of selected parameters for extractions of the long-range process variation and statistical variability. The unified variability compact modeling method can provide a simulation frame for variability aware technology circuit co-optimization.

[1]  K. Banerjee,et al.  Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability , 2008, 2008 IEEE International Electron Devices Meeting.

[2]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[3]  Andrew R. Brown,et al.  Interplay Between Process-Induced and Statistical Variability in 14-nm CMOS Technology Double-Gate SOI FinFETs , 2013, IEEE Transactions on Electron Devices.

[4]  A. Asenov,et al.  Statistical Threshold-Voltage Variability in Scaled Decananometer Bulk HKMG MOSFETs: A Full-Scale 3-D Simulation Scaling Study , 2011, IEEE Transactions on Electron Devices.

[5]  Asen Asenov,et al.  Geometry, Temperature, and Body Bias Dependence of Statistical Variability in 20-nm Bulk CMOS Technology: A Comprehensive Simulation Analysis , 2013, IEEE Transactions on Electron Devices.

[6]  Sani R. Nassif,et al.  Impact of statistical variability and charge trapping on 14 nm SOI FinFET SRAM cell stability , 2013, 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[7]  B. Cheng,et al.  Unified compact modelling strategies for process and statistical variability in 14-nm node DG FinFETs , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[8]  Asen Asenov,et al.  Simulation for statistical variability in realistic 20nm MOSFET , 2014, 2014 15th International Conference on Ultimate Integration on Silicon (ULIS).

[9]  Peter Evanschitzky,et al.  Double patterning: Simulating a variability challenge for advanced transistors , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[10]  Lan Wei,et al.  CMOS device design and optimization from a perspective of circuit-level energy-delay optimization , 2011, 2011 International Electron Devices Meeting.

[11]  A. Burenkov,et al.  Simultaneous simulation of systematic and stochastic process variations , 2014, 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).