Gate Workfunction Optimization of a 32 nm Metal Gate MOSFET for Low Power Applications
暂无分享,去创建一个
[1] S. Kalpat,et al. ALD HfO/sub 2/ using heavy water (D/sub 2/O) for improved MOSFET stability , 2003, IEEE International Electron Devices Meeting 2003.
[2] Kee-Joe Lim,et al. Comparison of Classification Rate for PD Sources using Different Classification Schemes , 2006 .
[3] V. Misra,et al. A simulation study to evaluate the feasibility of midgap workfunction metal gates in 25 nm bulk CMOS , 2003, IEEE Electron Device Letters.
[4] David J. Frank,et al. Nanoscale CMOS , 1999, Proc. IEEE.
[5] Robert W. Dutton,et al. Impact of lateral source/drain abruptness on device performance , 2002 .
[6] M. Yasuhira,et al. Ultra-low thermal budget CMOS process for 65nm-node low-operation-power applications , 2003, IEEE International Electron Devices Meeting 2003.
[7] Carlton M. Osburn,et al. Impact of gate workfunction on device performance at the 50 nm technology node , 2000 .
[8] J.C. Lee,et al. High-k dielectrics and MOSFET characteristics , 2003, IEEE International Electron Devices Meeting 2003.
[9] Yuan Taur,et al. MOSFET channel length: extraction and interpretation , 2000 .
[10] Yong-Jun Kim,et al. Large Displacement Polymer Bimorph Actuator for Out-of-Plane Motion , 2006 .
[11] V. Misra,et al. Compatibility of dual metal gate electrodes with high-k dielectrics for CMOS , 2003, IEEE International Electron Devices Meeting 2003.