Design of dual-mode decoder based on LDPC/turbo code

: In this study, the authors propose the dual-mode low-density parity-check (LDPC)/turbo decoder which operates by sharing the computing and the storage units. The decoder supports both Wimax and TD-LTE standards, and can make up for the inadequacy of the design of storage units in current researches. First, in terms of storage units sharing, this study uses the look-up table which uses a third less resource than the existing literature. Second, a storage mode is proposed using splicing storage units, which has the maximum occupancy rate of storage units of 47 and 98% in the LDPC and turbo mode, respectively. Furthermore there are only 5 and 2% differences when compared with the theoretical occupancy rates. Compared with the turbo/LDPC decoder made by Carlo, the design of the storage units in this study is more efficient. The storage consumption of each bit is 34 bits, saving about 13% storage units under the same conditions. As to realise the same functions in the LDPC decoder and turbo decoder, the consumption of the logic elements is 33% less than that in existing literature.

[1]  Cheng-Hung Lin,et al.  Multimode Radix-4 SISO Kernel Design for Turbo/LDPC Decoding , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Arash Ardakani,et al.  A Novel Area-Efficient VLSI Architecture for Recursion Computation in LTE Turbo Decoders , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Louay M. A. Jalloul,et al.  Efficient Soft-Input Soft-Output MIMO Chase Detectors for Arbitrary Number of Streams , 2014, IEEE Signal Processing Letters.

[4]  Ming Zhao,et al.  Design of a High-Throughput QC-LDPC Decoder With TDMP Scheduling , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Guido Masera,et al.  VLSI Implementation of a Multi-Mode Turbo/LDPC Decoder Architecture , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Kyungwhoon Cheun,et al.  An efficient sliding window algorithm using adaptive-length guard window for turbo decoders , 2012, Journal of Communications and Networks.

[7]  Guido Masera,et al.  On Practical Implementation and Generalizations of $ \max^{\ast}$ Operator for Turbo and LDPC Decoders , 2012, IEEE Transactions on Instrumentation and Measurement.

[8]  Joseph R. Cavallaro,et al.  A Flexible LDPC/Turbo Decoder Architecture , 2011, J. Signal Process. Syst..

[9]  Guido Masera,et al.  Turbo NOC: A Framework for the Design of Network-on-Chip-Based Turbo Decoder Architectures , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Leonel Sousa,et al.  High coded data rate and multicodeword WiMAX LDPC decoding on Cell/BE , 2008 .

[11]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.