Design and Analysis for a 60-GHz Low-Noise Amplifier With RF ESD Protection

An RF electrostatic discharge (ESD) protection for millimeter-wave (MMW) regime applied to a 60-GHz low-noise amplifier (LNA) in mixed-signal and RF purpose 0.13-mum CMOS technology is demonstrated in this paper. The measured results show that this chip achieves a small signal gain of 20.4 dB and a noise figure (NF) of 8.7 dB at 60 GHz with 65-mW dc power consumption. Without ESD protection, the LNA exhibits a gain of 20.2 dB and an NF of 7.2 dB at 60 GHz. This ESD protection using an impedance isolation method to minimize the RF performance degradation sustains 6.5-kV voltage level of the human body model on the diode and 1.5 kV on the core circuit, which is much higher than that without ESD protection (< 350 V). To our knowledge, this is the first CMOS LNA with RF ESD protection in the MMW regime and has the highest operation frequency reported to date.

[1]  Ming-Dou Ker,et al.  Decreasing-size distributed ESD protection scheme for broad-band RF circuits , 2005, IEEE Transactions on Microwave Theory and Techniques.

[2]  R. Sato.  A Design Method for Meander-Line Networks Using Equivalent Circuit Transformations , 1971 .

[3]  Ming-Dou Ker,et al.  Design on power-rail ESD clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[4]  Songcheol Hong,et al.  Ku-band low noise amplifier with using short-stub ESD protection , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[5]  Haigang Feng,et al.  A full-monolithic LNA in 0.18/spl mu/m SiGe: performance variation due to ESD protection , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[6]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[7]  Ming-Dou Ker,et al.  Design on ESD protection scheme for IC with power-down-mode operation , 2004 .

[8]  M. Kuijk,et al.  A 6.5-kV ESD-protected 3-5-GHz ultra-wideband BiCMOS low-noise amplifier using interstage gain roll-off compensation , 2005, IEEE Transactions on Microwave Theory and Techniques.

[9]  B. Razavi,et al.  A 60-GHz CMOS receiver front-end , 2006, IEEE Journal of Solid-State Circuits.

[10]  Chih-Wei Chen,et al.  A High Gain and Low Supply Voltage LNA for the Direct Conversion Application With 4-KV HBM ESD Protection in 90-nm RF CMOS , 2006, IEEE Microwave and Wireless Components Letters.

[11]  E. Rosenbaum,et al.  A Compact, ESD-Protected, SiGe BiCMOS LNA for Ultra-Wideband Applications , 2007, IEEE Journal of Solid-State Circuits.

[12]  P.I. Richards,et al.  Resistor-Transmission-Line Circuits , 1948, Proceedings of the IRE.

[13]  P. Wambacq,et al.  A 5-GHz fully integrated ESD-protected low-noise amplifier in 90-nm RF CMOS , 2004, IEEE Journal of Solid-State Circuits.

[14]  Behzad Razavi,et al.  A mm-Wave CMOS Heterodyne Receiver with On-Chip LO and Divider , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  B. Razavi,et al.  Broadband ESD protection circuits in CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[16]  T. Polgreen,et al.  A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.

[17]  Ali M. Niknejad,et al.  A Highly Integrated 60GHz CMOS Front-End Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Ming-Dou Ker,et al.  A novel LC-tank ESD protection design for Giga-Hz RF circuits , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.