A scalable BIST architecture for delay faults

We present a scalable BIST (Built-In Self Test) architecture that provides a tunable trade-off between on-chip area demand and test execution time for delay fault testing. So, the architecture can meet test execution time requirements, area requirements, or any target in between. Experiments show the scalability of our approach, e.g., that considerably shorter test execution time can be achieved by storing only a few additional input vectors of the BIST architecture. The gain of test execution time possible with the proposed method ranges from a factor of 2 up to a factor of more than 800000.

[1]  Vishwani D. Agrawal,et al.  Tutorial: Delay Fault Models and Coverage , 1998 .

[2]  Karl Fuchs,et al.  A BIST approach to delay fault testing with reduced test length , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[3]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[4]  Patrick Girard,et al.  An optimized BIST test pattern generator for delay testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[5]  Sreejit Chakravarty.  On the complexity of computing tests for CMOS gates , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  P. Tafertshofer,et al.  A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists , 1997, ICCAD 1997.

[7]  Vishwani D. Agrawal,et al.  Delay fault models and coverage , 1998, Proceedings Eleventh International Conference on VLSI Design.

[8]  Michael H. Schulz,et al.  DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Bhargab B. Bhattacharya,et al.  Design of an optimal test pattern generator for built-in self testing of path delay faults , 1998, Proceedings Eleventh International Conference on VLSI Design.

[10]  Yervant Zorian,et al.  On the generation of pseudo-deterministic two-patterns test sequence with LFSRs , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[11]  Tiziano Villa,et al.  A Fully Implicit Algorithm for Exact State Minimization , 1994, 31st Design Automation Conference.

[12]  Sandeep K. Gupta,et al.  Weighted random robust path delay testing of synthesized multilevel circuits , 1994, Proceedings of IEEE VLSI Test Symposium.

[13]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[14]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[15]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[16]  Manfred Henftling,et al.  Bit parallel test pattern generation for path delay faults , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.