A 29-ns 64-Mb DRAM with hierarchical array architecture

A 29-ns (RAS access time), 64-Mb DRAM with hierarchical array architecture has been developed. For consistent high yields and high speed, a CMOS segment driver circuit is used as a hierarchical word line scheme. To achieve high speed, precharge signal (PC) drivers for equalizing the bit lines pairs, and shared sense amplifier signal (SHR) drivers are distributed in the array. To enhance sense amplifiers speed in low array voltage, an over driven sense amplifier is adopted. A hierarchical I/O scheme with semidirect sensing switch is introduced for high speed data transfer in the I/O paths. By combining these proposed circuit techniques and 0.25-/spl mu/m CMOS process technologies with phase-shift optical lithography, an experimental 64-Mb DRAM has been designed and fabricated. The memory cell size is 0.71/spl times/1.20 /spl mu/m/sup 2/, and the chip size is 15.91/spl times/9.06 mm/sup 2/. A typical access time under 3.3 V power supply voltage is 29 ns.

[1]  Masashi Horiguchi,et al.  256-Mb DRAM circuit technologies for file applications , 1993 .

[2]  Toshiro Itani,et al.  A 1-Gb DRAM for file applications , 1995 .

[3]  Saeki Takanori,et al.  A Boosted Dual Word-line Decoding Scheme for 256Mb DRAMs , 1992 .

[4]  Toshio Takeshima,et al.  A 30-ns 256-Mb DRAM with a multidivided array structure , 1993 .

[5]  Takayuki Kawahara,et al.  A circuit technology for sub-10-ns ECL 4-Mb BiCMOS DRAM's , 1991 .

[6]  Masashi Horiguchi,et al.  An experimental 220 MHz 1 Gb DRAM , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[7]  Takanori Saeki,et al.  A boosted dual world-line decoding scheme for 256 Mb DRAMs , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[8]  Mike Killian,et al.  A 33-ns 64-Mb DRAM with Master-Wordline Architecture , 1992, ESSCIRC '92: Eighteenth European Solid-State Circuits conference.

[9]  Kiyoo Itoh,et al.  Reviews and Prospects of DRAM Technology , 1991 .