A 0.8-V 250-MSample/s Double-Sampled Inverse-Flip-Around Sample-and-Hold Circuit Based on Switched-Opamp Architecture

SUMMARY This paper proposes a low-voltage high-speed sampleand-hold (S/H) structure with excellent power efficiency. Based on the switched-opamp technique, an inverse-flip-around architecture which maximizes the feedback factor is employed in the proposed S/H. A skew-insensitive double-sampling mechanism is presented to increase the throughput by a factor of two while eliminating the timing mismatch associated with double-sampling circuits. Furthermore, a dual-input dual-output opamp is proposed to incorporate double-sampling into the switched-opamp based S/H. This opamp also removes the memory effect in double-sampling circuitry and features fast turn-on time to improve the speed performance in switched-opamp circuits. Simulation results using a 0.13-μm CMOS process model demonstrates the proposed S/H circuit has a total-harmonic-distortion of −67.3 dB up to 250 MSample/ sa nd a0 .8VPP input range at 0.8 V supply. The power consumption is 3.5 mW and the figure-of-merit is only 7.4 fJ/step.

[1]  B. Wooley,et al.  A high-speed sample-and-hold technique using a Miller hold capacitance , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[2]  Andrea Baschirotto,et al.  Active series switch for switched-opamp circuits , 1998 .

[3]  Germano Nicollini,et al.  A fully differential sample-and-hold circuit for high-speed applications , 1989 .

[4]  A. Baschirotto.  A low-voltage sample-and-hold circuit in standard CMOS technology operating at 40 ms/s , 2001 .

[5]  Chi-Chang Lu,et al.  A 200 MHz 4.8 mW 3 V Fully Differential CMOS Sample-and-Hold Circuit with Low Hold Pedestal , 2005 .

[6]  Kari Halonen,et al.  A 220-MSample/s CMOS Sample-and-Hold Circuit Using Double-Sampling , 1999 .

[7]  Ming-Jer Chen,et al.  A compact high-speed Miller-capacitance-based sample-and-hold circuit , 1998 .

[8]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[9]  David Cline.  Noise, Speed, and Power Trade-offs in Pipelined Analog to Digital Converters , 1995 .

[10]  Akira Matsuzawa,et al.  Mixed Signal SoC Era , 2004 .

[11]  H.C. Luong,et al.  A 1-V 100-MS/s 8-bit CMOS Switched-Opamp Pipelined ADC Using Loading-Free Architecture , 2007, IEEE Journal of Solid-State Circuits.

[12]  Chi-Chang Lu,et al.  A 1.5-V 50-MHz pseudodifferential CMOS sample-and-hold circuit with low hold pedestal , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[14]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[15]  R. Harjani,et al.  CMOS switched-op-amp-based sample-and-hold circuit , 2000, IEEE Journal of Solid-State Circuits.

[16]  Ramesh Harjani,et al.  CMOS switched-op-amp-based sample-and-hold circuit , 2000 .

[17]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[18]  Dong-Young Chang,et al.  Sub-1-V design techniques for high-linearity multistage/pipelined analog-to-digital converters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Kari Halonen,et al.  Timing skew insensitive switching for double sampled circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[20]  R. Brodersen,et al.  Considerations for high-frequency switched-capacitor ladder filters , 1980 .

[21]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[22]  J. Goes,et al.  A 1.5-V 10-b 50 MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[23]  M. Keskin.  A novel low-voltage switched-capacitor input branch , 2003 .