Impact of Process Variations on Reliability and Performance of 32-nm 6T SRAM at Near Threshold Voltage

Power consumption has become a major concern of integrated circuit (IC) design, especially for SRAM design. Reducing the supply voltage to the near-threshold region is one method to reduce the power consumption. However, operating in this region makes the circuit more sensitive to process variations. In this paper, the impact of process variations on a 32-nm 6T SRAM cell under near-threshold voltage is studied using Monte Carlo simulations to evaluate the potential for soft errors. The double-exponential current source is used to simulate the strike of an ionizing particle onto nodes of interest. The results show that threshold voltage variability is a more significant parameter affecting the critical charge distribution of the circuit under both near-threshold voltage and nominal supply voltage. Also under near-threshold voltage, the leakage power in standby mode is reduced compared to the nominal supply voltage, and the write delay time of the SRAM circuit is much larger than the nominal supply voltage.

[1]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[2]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[3]  R. R. O'Brien,et al.  Collection of charge from alpha-particle tracks in silicon devices , 1983, IEEE Transactions on Electron Devices.

[4]  Robert H. Dennard,et al.  Practical Strategies for Power-Efficient Computing Technologies , 2010, Proceedings of the IEEE.

[5]  Mohamed I. Elmasry,et al.  A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Mark Anders,et al.  Near-threshold voltage (NTV) design — Opportunities and challenges , 2012, DAC Design Automation Conference 2012.

[7]  Kaushik Roy,et al.  Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  R. R. O'Brien,et al.  A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devices , 1981, IEEE Electron Device Letters.

[9]  Siva G. Narendra,et al.  Challenges and design choices in nanoscale CMOS , 2005, JETC.

[10]  Elena I. Vatajelu,et al.  On the correlation between Static Noise Margin and Soft Error Rate evaluated for a 40nm SRAM cell , 2013, 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS).

[11]  Bharat L. Bhuva,et al.  Impact of Process Variations on Upset Reversal in a 65 nm Flip-Flop , 2012, IEEE Transactions on Nuclear Science.

[12]  R.V. Joshi,et al.  The Impact of Aging Effects and Manufacturing Variation on SRAM Soft-Error Rate , 2008, IEEE Transactions on Device and Materials Reliability.

[13]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[14]  L. W. Massengill,et al.  Single Event Transients in Digital CMOS—A Review , 2013, IEEE Transactions on Nuclear Science.

[15]  Yu Cao,et al.  Mapping statistical process variations toward circuit performance variability: an analytical modeling approach , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[16]  James Tschanz,et al.  Impact of Parameter Variations on Circuits and Microarchitecture , 2006, IEEE Micro.

[17]  Yu Cao,et al.  Rigorous extraction of process variations for 65nm CMOS design , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[18]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[19]  Mark Horowitz,et al.  Scaling, Power and the Future of CMOS , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[20]  Mohammad Sharifkhani,et al.  An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  S. Jahinuzzaman,et al.  A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability , 2009, IEEE Transactions on Nuclear Science.

[22]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[23]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[24]  A V Kauppila,et al.  Impact of Process Variations on SRAM Single Event Upsets , 2011, IEEE Transactions on Nuclear Science.

[25]  Anantha Chandrakasan,et al.  Characterizing and modeling minimum energy operation for subthreshold circuits , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[26]  R.H. Dennard,et al.  An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.

[27]  Rong Luo,et al.  Impact of process variation on soft error vulnerability for nanometer VLSI circuits , 2005, 2005 6th International Conference on ASIC.