On the Scaling of Temperature-Dependent Effects

With ever increasing power density and temperature variations within chips, it is very important to correctly model temperature effects on the devices in a compact way and to predict their scaling. In this paper, it is first shown that the temperature dependences of the mobility and the saturation velocity need to be treated separately in modeling the current with the temperature effects. A new compact temperature- dependent model for the ON-current is presented based on the alpha-power law and is verified with BSIM3. Then, the scaling of the ON-current temperature dependence is discussed. It is also shown in this paper that the temperature effects will have an increasing impact on repeater-insertion methodology. Furthermore, the temperature-dependence scaling of the leakage current is analyzed. It is shown that its temperature dependence decreases with technology scaling, but temperature-aware power- reduction techniques will actually save larger fraction of the total power due to the increasing dominance of leakage power.

[1]  Mohamed A. Osman,et al.  An extended Tanh law MOSFET model for high temperature circuit simulation , 1995 .

[2]  C. Hu,et al.  Modelling temperature effects of quarter micrometre MOSFETs in BSIM3v3 for circuit simulation , 1997 .

[3]  Donald T. Tang,et al.  Logic Test Pattern Generation Using Linear Codes , 1984, IEEE Transactions on Computers.

[4]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[5]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[6]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[7]  Dhanistha Panyasak,et al.  Circuits , 1995, Annals of the New York Academy of Sciences.

[8]  Kaustav Banerjee,et al.  Analysis of substrate thermal gradient effects on optimal buffer insertion , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[9]  S. Selberherrb,et al.  A temperature dependent model for the saturation velocity in semiconductor materials , 2022 .

[10]  Jean Michel Daga,et al.  Temperature effect on delay for low voltage applications [CMOS ICs] , 1998, Proceedings Design, Automation and Test in Europe.

[11]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[12]  Keith Buchanan.  The evolution of interconnect technology for silicon integrated circuitry. , 2002 .

[13]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[14]  K. Ng,et al.  The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[15]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[16]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[17]  S. Nassif,et al.  Full chip leakage-estimation considering power supply and temperature variations , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..

[18]  Changhae Park,et al.  Reversal of temperature dependence of integrated circuits operating at very low voltages , 1995, Proceedings of International Electron Devices Meeting.

[19]  T. Chan,et al.  Experimental characterization and modeling of electron saturation velocity in MOSFETs inversion layer from 90 to 350 K , 1990, IEEE Electron Device Letters.

[20]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[21]  Vivek De,et al.  Low power and high performance design challenges in future technologies , 2000, ACM Great Lakes Symposium on VLSI.

[22]  Kiyoo Itoh,et al.  Supply voltage scaling for temperature insensitive CMOS circuit operation , 1998 .

[23]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[24]  A.H.M. Shousha,et al.  A generalized tanh law MOSFET model and its applications to CMOS inverters , 1993 .

[25]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[26]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999 .

[27]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Guruprasad Rao,et al.  Qualification and integration of complex I/O in SoC design flows , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.