Abstract In recent years, the applications about multimedia have been developed rapidly. Digital media brings about conveniences to the people, because it is easy to be processed. At the same time, it enables the illegal attackers to attack the works. For the protection of data, there has been growing interest in developing effective techniques to discourage the unauthorized duplication of digital data. Digital watermarking is the process of embedding information into a digital signal in a way that is difficult to remove. The fragile and semi fragile watermarking techniques have some serious disadvantages like increased use of resources, larger area requirements, and high power consumption. In order to overcome this, robust invisible watermarking technique is used in this paper for images. A watermark is embedded in the host signal for authentication. The whole algorithm is designed and simulated using simulink block in MATLAB and then the algorithm is converted into Hardware Description Language (HDL) using Xilinx system generator tool. The algorithm is prototyped in virtex -6 (vsx315tff1156-2) FPGA. The results show that proposed design can operate at maximum frequency 344 MHz in Vertex 6 FPGA by consuming only 1.1% of available device.
[1]
K. Baskaran,et al.
An ASIC implementation of a low power robust invisible watermarking processor
,
2011,
J. Syst. Archit..
[2]
Edward J. Delp,et al.
A watermark for digital images
,
1996,
Proceedings of 3rd IEEE International Conference on Image Processing.
[3]
Saraju P. Mohanty,et al.
VLSI architecture and chip for combined invisible robust and fragile watermarking
,
2007,
IET Comput. Digit. Tech..
[4]
Afrin Zahra Husaini,et al.
Challenges and Approach for a Robust Image Watermarking Algorithm
,
2010
.
[5]
Rajesh Mehra,et al.
HIGH SPEED AND AREA EFFICIENT 2D DWT PROCESSOR BASED IMAGE COMPRESSION
,
2010
.
[6]
Saraju P. Mohanty,et al.
FPGA Based Implementation of an Invisible-Robust Image Watermarking Encoder
,
2004,
CIT.
[7]
Rajesh Mehra,et al.
High Speed and Area Efficient 2D DWT Processor based Image Compression" Signal & Image Processing
,
2011,
ArXiv.