Fast circuit simulation on graphics processing units

SPICE based circuit simulation is a traditional workhorse in the VLSI design process. Given the pivotal role of SPICE in the IC design flow, there has been significant interest in accelerating SPICE. Since a large fraction (on average 75%) of the SPICE runtime is spent in evaluating transistor model equations, a significant speedup can be availed if these evaluations are accelerated. This paper reports on our early efforts to accelerate transistor model evaluations using a Graphics Processing Unit (GPU). We have integrated this accelerator with a commercial fast SPICE tool. Our experiments demonstrate that significant speedups (2.36× on average) can be obtained. The asymptotic speedup that can be obtained is about 4×. We demonstrate that with circuits consisting of as few as about 1000 transistors, speedups in the neighborhood of this asymptotic value can be obtained. By utilizing the recently announced (but not currently available) quad GPU systems, this speedup could be enhanced further, especially for larger designs.

[1]  G. Amdhal,et al.  Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).

[2]  Hsi-Yu Schive,et al.  Graphic-card cluster for astrophysics (GraCCA) - Performance tests , 2007, 0707.2991.

[3]  Prathima Agrawal,et al.  PACE: A Multiprocessor System for VLSI Circuit Simulation , 1993, PPSC.

[4]  P. Sadayappan,et al.  Circuit Simulation on Shared-Memory Multiprocessors , 1988, IEEE Trans. Computers.

[5]  Jens H. Krüger,et al.  GPGPU: general purpose computation on graphics hardware , 2004, SIGGRAPH '04.

[6]  Robert K. Brayton,et al.  The Sparse Tableau Approach to Network Analysis and Design , 1971 .

[7]  Lawrence T. Pileggi,et al.  TETA: transistor-level engine for timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[8]  Prathima Agrawal,et al.  Parallel model evaluation for circuit simulation on the PACE multiprocessor , 1994, Proceedings of 7th International Conference on VLSI Design.

[9]  John Owens,et al.  GPU architecture overview , 2007, SIGGRAPH Courses.

[10]  L. Nagel,et al.  Computer analysis of nonlinear circuits, excluding radiation (CANCER) , 1971 .

[11]  F. H. Branin,et al.  Computer Analysis of Nonlinear Circuits, Excluding Radiation (CANCER) , 1971 .

[12]  Sunil P. Khatri,et al.  Towards acceleration of fault simulation using Graphics Processing Units , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[13]  Arie E. Kaufman,et al.  GPU Cluster for High Performance Computing , 2004, Proceedings of the ACM/IEEE SC2004 Conference.