The Path to the Software-Defined Radio Receiver

After being the subject of speculation for many years, a software-defined radio receiver concept has emerged that is suitable for mobile handsets. A key step forward is the realization that in mobile handsets, it is enough to receive one channel with any bandwidth, situated in any band. Thus, the front-end can be tuned electronically. Taking a cue from a digital front-end, the receiver's flexible analog baseband samples the channel of interest at zero IF, and is followed by clock-programmable downsampling with embedded filtering. This gives a tunable selectivity that exceeds that of an RF prefilter, and a conversion rate that is low enough for A/D conversion at only milliwatts. The front-end consists of a wideband low noise amplifier and a mixer tunable by a wideband LO. A 90-nm CMOS prototype tunes 200 kHz to 20-MHz-wide channels located anywhere from 800 MHz to 6 GHz

[1]  J. da Franca.  A single-path frequency-translated switched- capacitor bandpass filter system , 1985 .

[2]  Hiroshi Yoshida,et al.  Multimode software defined radio receiver using direct conversion and low-IF principle: Implementation and evaluation , 2003 .

[3]  Jiren Yuan.  A charge sampling mixer with embedded filter function for wireless applications , 2000, ICMMT 2000. 2000 2nd International Conference on Microwave and Millimeter Wave Technology Proceedings (Cat. No.00EX364).

[4]  A.A. Abidi,et al.  A 3.1- to 8.2-GHz zero-IF receiver and direct frequency synthesizer in 0.18-/spl mu/m SiGe BiCMOS for mode-2 MB-OFDM UWB communication , 2005, IEEE Journal of Solid-State Circuits.

[5]  Ahmad Mirzaei,et al.  A 6.5 GHz wideband CMOS low noise amplifier for multi-band use , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[6]  Yefim S. Poberezhskiy,et al.  Sampling and signal reconstruction circuits performing internal antialiasing filtering and their influence on the design of digital receivers and transmitters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Khurram Muhammad,et al.  A discrete time quad-band GSM/GPRS receiver in a 90nm digital CMOS process , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[8]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[9]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[10]  Mark A Beach,et al.  Distributed spectrum detection algorithms for cognitive radio , 2008 .

[11]  Juha Kostamovaara,et al.  A CMOS quadrature charge-domain sampling circuit with 66-dB SFDR up to 100 MHz , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  N. C. Davies.  A high performance HF software radio , 2000 .

[13]  Juha Kostamovaara,et al.  A low noise quadrature subsampling mixer , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[14]  Robert G. Meyer,et al.  Blocking and desensitization in RF amplifiers , 1995, IEEE J. Solid State Circuits.

[15]  Y. Poberezhskiy,et al.  Sampling technique allowing exclusion of antialiasing filter , 2000 .

[16]  Khurram Muhammad,et al.  Charge-Domain Signal Processing of Direct RF Sampling Mixer with Discrete-Time Filters in Bluetooth and GSM Receivers , 2006, EURASIP J. Wirel. Commun. Netw..

[17]  Minjae Lee,et al.  An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[18]  James B. Y. Tsui,et al.  Direct bandpass sampling of multiple distinct RF signals , 1999, IEEE Trans. Commun..

[19]  Tamal Mukherjee,et al.  High-speed low-power integrating CMOS sample-and-hold amplifier architecture , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[20]  Gerhard Fettweis,et al.  The Digital Front End: Bridge Between RF and Baseband Processing , 2002 .

[21]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[22]  Saska Lindfors,et al.  A 3-V 230-MHz CMOS decimation subsampler , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[23]  Mark A Beach,et al.  Radio Frequency Translation for Software Defined Radio , 2002 .

[24]  Rinaldo Castello,et al.  A 15 mW, 70 kHz 1/f corner direct conversion CMOS receiver , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[25]  Yefim S. Poberezhskiy,et al.  Corrections to "Sampling and Signal Reconstruction Circuits Performing Internal Antialiasing Filtering and Their Influence on the Design of Digital Receivers and Transmitters" , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[26]  K. Folkesson,et al.  A 2.4-GHz RF sampling receiver front-end in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[27]  Richard G. Lyons,et al.  Understanding Digital Signal Processing , 1996 .

[28]  Bruce A. Wooley,et al.  A 900-MHz RF front-end with integrated discrete-time filtering , 1996, IEEE J. Solid State Circuits.

[29]  Asad A. Abidi,et al.  Noise in passive FET mixers: a simple physical model , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[30]  Daniel R. Zahirniak,et al.  A hardware-efficient, multirate, digital channelized receiver architecture , 1998 .

[31]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[32]  Ahmad Mirzaei,et al.  Clock programmable if circuits for cmos software defined radio receiver and precise quadrature oscillators , 2006 .