Application of bit-level systolic arrays to pipelined architectures for wave digital filters