A block-diagonal structured model reduction scheme for power grid networks

We propose a block-diagonal structured model order reduction (BDSM) scheme for fast power grid analysis. Compared with existing power grid model order reduction (MOR) methods, BDSM has several advantages. First, unlike many power grid reductions that are based on terminal reduction and thus error-prone, BDSM utilizes an exact column-by-column moment matching to provide higher numerical accuracy. Second, with similar accuracy and macromodel size, BDSM generates very sparse block-diagonal reduced-order models (ROMs) for massive-port systems at a lower cost, whereas traditional algorithms such as PRIMA produce full dense models inefficient for the subsequent simulation. Third, different from those MOR schemes based on extended Krylov subspace (EKS) technique, BDSM is input-signal independent, so the resulting ROM is reusable under different excitations. Finally, due to its blockdiagonal structure, the obtained ROM can be simulated very fast. The accuracy and efficiency of BDSM are verified by industrial power grid benchmarks.

[1]  Roland W. Freund,et al.  Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm , 1995, 32nd Design Automation Conference.

[2]  Charlie Chung-Ping Chen,et al.  Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[3]  João M. S. Silva,et al.  On the Effectiveness of Reducing Large Linear Networks with Many Ports , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[5]  Yiyu Shi,et al.  Fast analysis of structured power grid by triangularization based structure preserving model order reduction , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  Ngai Wong,et al.  GHM: A generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[7]  Janet Roveda,et al.  Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources , 2000, Proceedings 37th Design Automation Conference.

[8]  Stefano Grivet-Talocia,et al.  Passivity enforcement via perturbation of Hamiltonian matrices , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Sani R. Nassif,et al.  Multigrid-like technique for power grid analysis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[10]  Peter Feldmann,et al.  Model order reduction techniques for linear systems with large numbers of terminals , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  Sheldon X.-D. Tan,et al.  DeMOR: Decentralized model order reduction of linear networks with massive ports , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[12]  Zuochang Ye,et al.  Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[13]  I. Elfadel,et al.  A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks , 1997, ICCAD 1997.

[14]  Frank Liu,et al.  Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals , 2004, ICCAD 2004.

[15]  Janet Roveda,et al.  HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Ngai Wong,et al.  Passivity Test of Immittance Descriptor Systems Based on Generalized Hamiltonian Methods , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Haifeng Qian,et al.  Random walks in a supply network , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[18]  Danny C. Sorensen,et al.  Large power grid analysis using domain decomposition , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[19]  Sheldon X.-D. Tan,et al.  ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis , 2008, 2008 Design, Automation and Test in Europe.

[20]  Peng Li,et al.  Model order reduction of linear networks with massive ports via frequency-dependent port packing , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[21]  Joel R. Phillips,et al.  Poor man's TBR: a simple model reduction scheme , 2004 .