Abstract Description of System Application and Hardware Architecture for Hardware/Software Code Generation

The deployment of a system application over a hardware architecture is a costly phase in the design process. This cost increases when dealing with complex applications in terms of computation requirements and exchange of data and for advanced architectures with complex and configurable communication infrastructures. The usage of abstract models for application, architecture and mapping is a key element for automatic hardware/software code generation and for the final deployment. In this paper, we present languages for abstract modeling of application, architecture, meta-mapping and mapping and we introduce a code generation flow. The use of those models allows the extraction and exploitation of architectural and application information for specific code generation to a target platform. A case study of modeling and deploying a complex 4G telecommunication application on a heterogeneous and multi core platform is presented.

[1]  Pierre Boulet,et al.  MDA for SoC Embedded Systems Design , Intensive Signal Processing Experiment ∗ , 2022 .

[2]  Pierre Boulet,et al.  MDA for SoC Embedded Design, Intensive Signal Processing Experiment , 2003 .

[3]  Ahmed Amine Jerraya,et al.  Platform-based software design flow for heterogeneous MPSoC , 2008, TECS.

[4]  Thorsten Schubert,et al.  OSSS-Channels: Modelling and Synthesis of Communication , 2006, FDL.

[5]  Loïc Brunel,et al.  Downlink B3G MIMO OFDMA Link and System Level Performance , 2008, VTC Spring 2008 - IEEE Vehicular Technology Conference.

[6]  Roberto Passerone,et al.  A Platform-Based Taxonomy for ESL Design , 2006, IEEE Design & Test of Computers.

[7]  Lothar Thiele,et al.  Mapping Applications to Tiled Multiprocessor Embedded Systems , 2007, Seventh International Conference on Application of Concurrency to System Design (ACSD 2007).

[8]  Radu Marculescu,et al.  Key research problems in NoC design: a holistic perspective , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[9]  Christian Bernard,et al.  A Telecom Baseband Circuit based on an Asynchronous Network-on-Chip , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  A. Sangiovanni-Vincentelli,et al.  A Next-Generation Design Framework for Platform-Based Design , 2007 .

[11]  Ed F. Deprettere,et al.  Multi-processor system design with ESPAM , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[12]  Peter H. Feiler,et al.  The Architecture Analysis & Design Language (AADL): An Introduction , 2006 .

[13]  Grant Martin,et al.  Overview of the MPSoC design challenge , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[14]  Ed F. Deprettere,et al.  A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[15]  Sander Stuijk,et al.  Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[16]  Luigi Carro,et al.  Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264 , 2007, 2007 44th ACM/IEEE Design Automation Conference.