Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability

Modeling spatial variation is important for statistical analysis. Most existing works model spatial variation as spatially correlated random variables. We discuss process origins of spatial variability, all of which indicate that spatial variation comes from deterministic across-wafer variation, and purely random spatial variation is not significant. We analytically study the impact of across-wafer variation and show how it gives an appearance of correlation. We have developed a new die-level variation model considering deterministic across-wafer variation and derived the range of conditions under which ignoring spatial variation altogether may be acceptable. Experimental results show that for statistical timing and leakage analysis, our model is within 2% and 5% error from exact simulation result, respectively, while the error of the existing distance-based spatial variation model is up to 6.5% and 17%, respectively. Moreover, our new model is also faster than the spatial variation model for statistical timing analysis and faster for statistical leakage analysis.

[1]  Duane S. Boning,et al.  Analysis and decomposition of spatial variation in integrated circuit processes and devices , 1997 .

[2]  Duane S. Boning,et al.  SPATIAL VARIATION IN SEMICONDUCTOR PROCESSES: MODELING FOR CONTROL , 1998 .

[3]  A. Koshiishi,et al.  Investigation of Etch Rate Uniformity of 60 MHz Plasma Etching Equipment , 2001 .

[4]  J. V. Sali,et al.  Hot-wire CVD growth simulation for thickness uniformity , 2001 .

[5]  E. Aydil,et al.  Effects of Chamber Wall Conditions on Cl Concentration and Si Etch Rate Uniformity in Plasma Etching Reactors , 2003 .

[6]  Sachin S. Sapatnekar,et al.  Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.

[7]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[8]  Mao Yan-jie.  Circuit Simulation Method in Mathematical Modeling , 2004 .

[9]  Xianlong Hong,et al.  An efficient rectilinear Steiner minimum tree algorithm based on ant colony optimization , 2004, 2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914).

[10]  G. Yan,et al.  FORst: A 3-Step Heuristic For Obstacle-avoiding Rectilinear Steiner Minimal Tree Construction ? , 2004 .

[11]  G. Yan,et al.  An-OARSMan: obstacle-avoiding routing tree construction with good length performance , 2005, ASP-DAC '05.

[12]  Costas J. Spanos,et al.  Spatial modeling of micron-scale gate length variation , 2006, SPIE Advanced Lithography.

[13]  Yu Hu,et al.  DraXRouter: global routing in X-architecture with dynamic resource assignment , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[14]  Yu Hu,et al.  An O(nlogn) algorithm for obstacle-avoiding routing tree construction in the λ-geometry plane , 2006, ISPD '06.

[15]  Yu Hu,et al.  ACO-Steiner: Ant Colony Optimization Based Rectilinear Steiner Minimal Tree Algorithm , 2006, Journal of Computer Science and Technology.

[16]  Yu Hu,et al.  lambda-OAT: lambda-Geometry Obstacle-Avoiding Tree Construction With O(nlog n) Complexity , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Jinjun Xiong,et al.  Robust Extraction of Spatial Correlation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Wenyao Xu,et al.  A novel placement algorithm for symmetrical FPGA , 2007, 2007 7th International Conference on ASIC.

[19]  Shigeru Sakai,et al.  Deposition Uniformity Control in a Commercial Scale HTO-CVD Reactor , 2007 .

[20]  J. Brcka,et al.  Wafer Redeposition Impact on Etch Rate Uniformity in IPVD System , 2007, IEEE Transactions on Plasma Science.

[21]  Yu Cao,et al.  Rigorous extraction of process variations for 65nm CMOS design , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[22]  Costas J. Spanos,et al.  Across-wafer CD uniformity control through lithography and etch process: experimental verification , 2007, SPIE Advanced Lithography.

[23]  Ge Yu,et al.  Schedulability analysis of preemptive and nonpreemptive EDF on partial runtime-reconfigurable FPGAs , 2008, TODE.

[24]  Yu Hu,et al.  A full-scale solution to the rectilinear obstacle-avoiding Steiner problem , 2008, Integr..

[25]  Costas J. Spanos,et al.  A comprehensive model of process variability for statistical timing optimization , 2008, SPIE Advanced Lithography.

[26]  Costas J. Spanos,et al.  One step forward from run-to-run critical dimension control: Across-wafer level critical dimension control through lithography and etch process , 2008 .

[27]  Wenjian Yu,et al.  Efficient frequency-dependent reluctance extraction for large-scale Power/Ground grid , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[28]  Fang Gong,et al.  Efficient techniques for 3-D impedance extraction using mixed boundary element method , 2008, 2008 Asia and South Pacific Design Automation Conference.

[29]  A. Chandrakasan,et al.  Lack of Spatial Correlation in MOSFET Threshold Voltage Variation and Implications for Voltage Scaling , 2009, IEEE Transactions on Semiconductor Manufacturing.

[30]  Yiyu Shi,et al.  Pre-ATPG path selection for near optimal post-ATPG process space coverage , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[31]  Jinjun Xiong,et al.  Statistical multilayer process space coverage for at-speed test , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[32]  D. Acharyya,et al.  Rigorous Extraction of Process Variations for 65-nm CMOS Design , 2009, IEEE Transactions on Semiconductor Manufacturing.

[33]  Costas J. Spanos,et al.  Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[34]  Jinjun Xiong,et al.  Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[35]  Majid Sarrafzadeh,et al.  Computing with uncertainty in a smart textile surface for object recognition , 2010, 2010 IEEE Conference on Multisensor Fusion and Integration.

[36]  Dejan Markovic,et al.  True Energy-Performance Analysis of the MTJ-Based Logic-in-Memory Architecture (1-Bit Full Adder) , 2010, IEEE Transactions on Electron Devices.