CMOS based decision directed costas carrier recovery loop (DDC-CRL) for a DSSS communication system

For the discussed DSSS (direct sequence spread spectrum) communication system to be successful, accurate carrier recovery and phase estimation are required in the receiver. This paper presents an analogue DDC-CRL which performs both of these functions as well as the despreading, demodulation and bit detection operations performed by an ideal DSSS receiver. The DDC-CRL presented in this paper operates at bit rates up to 1.53 Mbps and accommodates arbitrary sequence length. The loop operates anywhere over a 20 MHz bandwidth within the 2.4 GHz to 2.4835 GHz ISM (industrial, scientific and medical) band. The DDC-CRL is designed for the 0.35 mum CMOS process from Austria Microsystems (AMS).

[1]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  L. P. Linde,et al.  A combined coherent carrier recovery and decision-directed delay-lock-loop scheme for DS/SSMA communication systems employing complex spreading sequences , 1998, 1988 IEEE 5th International Symposium on Spread Spectrum Techniques and Applications - Proceedings. Spread Technology to Africa (Cat. No.98TH8333).

[3]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[4]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[5]  Wei-Cheng Lien,et al.  Design of a concurrent dual-band receiver front-end in 0.18 /spl mu/m CMOS for WLANs IEEE 802.11a/b/g applications , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..