A high-linearity time-to-digital converter based on dynamically delay-adjustable looped carry chains on FPGAs.

Time-to-digital converters (TDCs) act as the core component in many scientific and engineering systems which are based on high-accuracy time measurement. Traditionally, field programmable gate array (FPGA) based TDCs are constructed by organizing carry chains in the tapped delay line style, though acquiring high resolution, the differential nonlinearity (DNL) error is high in the range of 2 least significant bits (LSBs)-4 LSBs. Additionally, their long used length of the carry chain costs rather high resource, which is not friendly for multi-channel TDCs. This paper proposes a new TDC architecture based on dynamically delay-adjustable looped carry chains, which works in the Vernier mode. The TDC contains two looped carry chains, and their oscillation period difference (resolution) is dynamically adjusted by a personal computer program without manual intervene and re-compilation of the TDC circuit. A prototype TDC implemented on a Stratix III FPGA obtains the resolution of 26 ps and the DNL less than 1 LSB, but it only uses two carry chains of length of 32 each. The proposed TDC architecture opens a new way to exploit the capability of the carry chains on FPGAs for high-performance TDC applications.

[1]  Yonggang Wang,et al.  A 4.2 ps Time-Interval RMS Resolution Time-to-Digital Converter Using a Bin Decimation Method in an UltraScale FPGA , 2016, IEEE Transactions on Nuclear Science.

[2]  Qiang Cao,et al.  A Multi-Chain Merged Tapped Delay Line for High Precision Time-to-Digital Converters in FPGAs , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Shubin Liu,et al.  The Design of a 16-Channel 15 ps TDC Implemented in a 65 nm FPGA , 2013, IEEE Transactions on Nuclear Science.

[4]  Jinyuan Wu,et al.  The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.

[5]  Shubin Liu,et al.  A field-programmable-gate-array based time digitizer for the time-of-flight mass spectrometry. , 2014, The Review of scientific instruments.

[6]  R. Pełka,et al.  A 7.5 ps single-shot precision integrated time counter with segmented delay line. , 2014, The Review of scientific instruments.

[7]  Xiangyu Li,et al.  A High-Linearity, Ring-Oscillator-Based, Vernier Time-to-Digital Converter Utilizing Carry Chains in FPGAs , 2017, IEEE Transactions on Nuclear Science.

[8]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[9]  Jianmin Li,et al.  A 20-ps Time-to-Digital Converter (TDC) Implemented in Field-Programmable Gate Array (FPGA) with Automatic Temperature Correction , 2014, IEEE Transactions on Nuclear Science.

[10]  Xiangyu Li,et al.  Toward Implementing Multichannels, Ring-Oscillator-Based, Vernier Time-to-Digital Converter in FPGAs: Key Design Points and Construction Method , 2017, IEEE Transactions on Radiation and Plasma Medical Sciences.

[11]  Jinyuan Wu,et al.  Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs , 2009, IEEE Transactions on Nuclear Science.

[12]  Alberto Tosi,et al.  A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Jian Song,et al.  A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays , 2006, IEEE Transactions on Nuclear Science.

[14]  Yonggang Wang,et al.  A Nonlinearity Minimization-Oriented Resource-Saving Time-to-Digital Converter Implemented in a 28 nm Xilinx FPGA , 2015, IEEE Transactions on Nuclear Science.

[15]  Foster F. Dai,et al.  A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[16]  Jae Sung Lee,et al.  Time-to-Digital Converter Using a Tuned-Delay Line Evaluated in 28-, 40-, and 45-nm FPGAs , 2016, IEEE Transactions on Instrumentation and Measurement.

[17]  Shubin Liu,et al.  A 1.7 ps Equivalent Bin Size and 4.2 ps RMS FPGA TDC Based on Multichain Measurements Averaging Method , 2015, IEEE Transactions on Nuclear Science.