Your Agile Open Source HW Stinks (Because It Is Not a System)

Exciting times in hardware design are upon us. Spearheaded by the RISC-V ISA, and the recent DARPA POSH/IDEA program which focuses on both open source IP and open source CAD, a large number of open source HW projects are underway. Academics are increasingly releasing their code online. Many agile open source HW projects envision a hypothetical user that may not actually exist. To acquire real users, we must be pragmatic about what kinds of systems our HW will go into and focus on the roadblocks unique to those systems.

[1]  Fei Gao,et al.  OpenPiton at 5: A Nexus for Open and Agile Hardware Design , 2020, IEEE Micro.

[2]  Luca Benini,et al.  The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Mark Oskin,et al.  BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs , 2020, IEEE Micro.

[4]  Lu Zhang,et al.  Moonwalk: NRE Optimization in ASIC Clouds , 2017, ASPLOS.

[5]  Shunning Jiang,et al.  PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification , 2020, IEEE Micro.

[6]  Andrew Waterman,et al.  Design of the RISC-V Instruction Set Architecture , 2016 .

[7]  Christopher Torng,et al.  Evaluating Celerity: A 16-nm 695 Giga-RISC-V Instructions/s Manycore Processor With Synthesizable PLL , 2019, IEEE Solid-State Circuits Letters.

[8]  Pierre-Emmanuel Gaillardon,et al.  OpenFPGA: An Opensource Framework Enabling Rapid Prototyping of Customizable FPGAs , 2019, 2019 29th International Conference on Field Programmable Logic and Applications (FPL).

[9]  Gustavo Alonso,et al.  Limago: An FPGA-Based Open-Source 100 GbE TCP/IP Stack , 2019, 2019 29th International Conference on Field Programmable Logic and Applications (FPL).

[10]  David A. Patterson,et al.  A new golden age for computer architecture , 2019, Commun. ACM.

[11]  L. V. Gutierrez,et al.  ASIC Clouds: Specializing the Datacenter , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).

[12]  Michael Bedford Taylor,et al.  INVITED: BaseJump STL: SystemVerilog Needs a Standard Template Library for Hardware Design , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[13]  Moein Khazraee,et al.  Specializing a Planet's Computation: ASIC Clouds , 2017, IEEE Micro.

[14]  Aditya Chopra,et al.  FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud , 2018, 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA).

[15]  Christopher Torng,et al.  The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips , 2018, IEEE Micro.

[16]  Christopher Torng,et al.  A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS , 2019, 2019 Symposium on VLSI Circuits.

[17]  D. Wentzlaff,et al.  PRGA: An Open-source Framework for Building and Using Custom FPGAs , 2019 .

[18]  Michael Bedford Taylor,et al.  Basejump STL: systemverilog needs a standard template library for hardware design , 2018, DAC.

[19]  Andrew B. Kahng,et al.  INVITED: Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).