Effect of body biasing on embedded SRAM failure
暂无分享,去创建一个
[1] Rouwaida Kanj,et al. Cross Layer Error Exploitation for Aggressive Voltage Scaling , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).
[2] Dimitri Antoniadis,et al. Impact of using adaptive body bias to compensate die-to-die Vt variation on within-die Vt variation , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[3] D. Frank,et al. Discrete random dopant distribution effects in nanometer-scale MOSFETs , 1998 .
[4] James D. Meindl,et al. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.
[5] Sani R. Nassif,et al. Circuit Optimization Using Scale Based Sensitivities , 2006, IEEE Custom Integrated Circuits Conference 2006.
[6] J. Meindl,et al. The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.
[7] D. Sylvester,et al. A Statistical Framework for Post-Silicon Tuning through Body Bias Clustering , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[8] Fabrizio Lombardi,et al. On the yield of compiler-based eSRAMs , 2004 .
[9] K. Roy,et al. Design of a Process Variation Tolerant Self-Repairing SRAM for Yield Enhancement in Nanoscaled CMOS , 2007, IEEE Journal of Solid-State Circuits.
[10] Vivek De,et al. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[11] Ahmed M. Eltawil,et al. Power Management for Cognitive Radio Platforms , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.