Robust Elmore delay models suitable for full chip timing verification of a 600MHz CMOS microprocessor

In this paper we introduce a method for computing the Elmore delay of MOS circuits which relies on a model of the capacitance of MOS devices and a model of the Elmore delay of individual MOS devices. The resistance of a device is not explicitly modelled. The Elmore models are used to compute the Elmore delay and the 50% point delay of CMOS circuits in a static timing verifier. Elmore delays computed with these models fall within 10% of SPICE and can be computed thousands of times faster than if computed using SPICE. These models were used to verify critical paths during the design of a 600MHz microprocessor.

[1]  Carver Mead,et al.  Signal Delay in General RC Networks , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Nicholas C. Rumin,et al.  Delay prediction from resistance-capacitance models of general MOS circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  T.H. Lee,et al.  A 600 MHz superscalar RISC microprocessor with out-of-order execution , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[4]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  William J. Grundmann,et al.  Designing high performance CMOS microprocessors using full custom techniques , 1997, DAC.

[6]  C.-J. Shi,et al.  Analysis, sensitivity and macromodelling of the Elmore delay in linear networks for performance-driven VLSI design , 1993 .

[7]  John K. Ousterhout.  A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Madhav P. Desai,et al.  A systematic technique for verifying critical path delays in a 300MHz Alpha CPU design using circuit simulation , 1996, DAC '96.

[9]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .