A 400 Mb/s∼2.5 Gb/s Referenceless CDR IC Using Intrinsic Frequency Detection Capability of Half-Rate Linear Phase Detector

A 400 Mb/s ~2.5 Gb/s referenceless clock and data recovery (CDR) IC is presented. This paper shows that the half-rate linear phase detector (PD) has not only phase detection capability but also single-sided frequency detection capability in itself. By using this intrinsic frequency detection capability of the half-rate linear PD, a CDR can be implemented in the single loop architecture without both an external reference clock and a separate frequency detector. For verification, a prototype CDR IC was fabricated in a 0.13 μm CMOS process. With 2.5 Gb/s, 231 - 1 pseudorandom binary sequence (PRBS), the measurement results show that the frequency acquisition time is 17 μs, the bit error rate (BER) is better than 10-12, the jitter of the recovered clock is 8.6 psrms and the out-of-band jitter tolerance is 0.32 UIpp.

[1]  Lee-Sup Kim,et al.  A 9.6 Gb/s 0.96 mW/Gb/s Forwarded Clock Receiver With High Jitter Tolerance Using Mixing Cell Integrated Injection-Locked Oscillator , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Hyeon-Min Bae,et al.  Analysis of a Frequency Acquisition Technique With a Stochastic Reference Clock Generator , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Suhwan Kim,et al.  A 180-Mb/s to 3.2-Gb/s, continuous-rate, fast-locking CDR without using external reference clock , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[4]  Chulwoo Kim,et al.  A 140-Mb/s to 1.82-Gb/s Continuous-Rate Embedded Clock Receiver for Flat-Panel Displays , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Y. H. Moon,et al.  An Intra-Panel Interface With Clock-Embedded Differential Signaling for TFT-LCD Systems , 2011, Journal of Display Technology.

[6]  J.E. Mazo,et al.  Digital communications , 1985, Proceedings of the IEEE.

[7]  Hyun-Kyu Yu,et al.  A 10-Gb/s CMOS CDR and DEMUX IC With a Quarter-Rate Linear Phase Detector , 2006, IEEE Journal of Solid-State Circuits.

[8]  Deog-Kyoon Jeong,et al.  A 22 to 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS Process , 2015, IEEE Journal of Solid-State Circuits.

[9]  Wei-Zen Chen,et al.  A 3.12 pJ/bit, 19–27 Gbps receiver with 2 Tap-DFE embedded clock and data recovery , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[10]  Ahmed Elkholy,et al.  A 4-to-10.5 Gb/s Continuous-Rate Digital Clock and Data Recovery With Automatic Frequency Acquisition , 2016, IEEE Journal of Solid-State Circuits.

[11]  Samuel Palermo,et al.  A 0.47–0.66 pJ/bit, 4.8–8 Gb/s I/O Transceiver in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[12]  Chulwoo Kim,et al.  A 1.62 Gb/s–2.7 Gb/s Referenceless Transceiver for DisplayPort v1.1a With Weighted Phase and Frequency Detection , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Melanie Hartmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[14]  U. Langmann,et al.  A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .

[15]  Hyun-Kyu Yu,et al.  1-5.6 Gb/s CMOS clock and data recovery IC with a static phase offset compensated linear phase detector , 2013, IET Circuits Devices Syst..

[16]  Guan-Chyun Hsieh,et al.  Phase-locked loop techniques. A survey , 1996, IEEE Trans. Ind. Electron..

[17]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[18]  Hyun-Kyu Yu,et al.  A 10Gb/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[19]  Thomas Toifl,et al.  A 4.5 mW/Gb/s 6.4 Gb/s 22+1-Lane Source Synchronous Receiver Core With Optional Cleanup PLL in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[20]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[21]  L. DeVito,et al.  A 12.5-mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback , 2005, IEEE Journal of Solid-State Circuits.

[22]  Michael M. Green,et al.  An 8.2 Gb/s-to-10.3 Gb/s Full-Rate Linear Referenceless CDR Without Frequency Detector in 0.18 μm CMOS , 2015, IEEE Journal of Solid-State Circuits.