Experimental Examination and Physical Understanding of the Coulomb Scattering Mobility in Strained-Si nMOSFETs
暂无分享,去创建一个
[1] T. Skotnicki,et al. A conventional 45nm CMOS node low-cost platform for general purpose and low power applications , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[2] Yokoyama,et al. Monte Carlo study of electronic transport in Al1-xGaxAs/GaAs single-well heterostructures. , 1986, Physical review. B, Condensed matter.
[3] H. Nayfeh,et al. Strained silicon MOSFET technology , 2002, Digest. International Electron Devices Meeting,.
[4] G. Groeseneken,et al. A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.
[5] Richard S. Muller,et al. Carrier mobilities at weakly inverted silicon surfaces , 1974 .
[6] P. Woerlee,et al. A simple model for quantisation effects in heavily-doped silicon MOSFETs at inversion conditions , 1994 .
[7] O. Weber,et al. New Findings on Coulomb Scattering Mobility in Strained-Si nFETs and its Physical Understanding , 2007, 2007 IEEE Symposium on VLSI Technology.
[8] G. Ghibaudo,et al. Low temperature characterization of effective mobility in uniaxially and biaxially strained N-MOSFETs , 2006, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..
[9] Juan Bautista Roldán,et al. Coulomb scattering in strained‐silicon inversion layers on Si1−xGex substrates , 1996 .
[10] M. Fischetti,et al. On the enhanced electron mobility in strained-silicon inversion layers , 2002 .
[11] G. Ghibaudo,et al. Unexpected mobility degradation for very short devices : A new challenge for CMOS scaling , 2006, 2006 International Electron Devices Meeting.
[12] Frank Stern,et al. Calculated Temperature Dependence of Mobility in Silicon Inversion Layers , 1980 .
[13] M. Lundstrom. On the mobility versus drain current relation for a nanoscale MOSFET , 2001, IEEE Electron Device Letters.
[14] S. Ahmed,et al. Strained silicon NMOS with nickel-silicide metal gate , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[15] M. Jurczak,et al. Experimental and comparative investigation of low and high field transport in substrate- and process-induced strained nanoscaled MOSFETs , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
[16] M. Silberstein,et al. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.
[17] S. Thompson,et al. Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.
[18] D. Antoniadis,et al. Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress , 2001, IEEE Electron Device Letters.
[19] Shinichi Takagi,et al. Effect of Tensile Strain on Gate Current of Strained-Si n-Channel Metal?Oxide?Semiconductor Field-Effect Transistors , 2007 .
[20] J. Welser,et al. Comparative study of phonon‐limited mobility of two‐dimensional electrons in strained and unstrained Si metal–oxide–semiconductor field‐effect transistors , 1996 .
[21] H. Nayfeh,et al. A physically based analytical model for the threshold voltage of strained-Si n-MOSFETs , 2004, IEEE Transactions on Electron Devices.
[22] S. Narasimha,et al. Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs , 2002, Digest. International Electron Devices Meeting,.
[23] Shinichi Takagi,et al. Experimental Evidence of Inversion-Layer Mobility Lowering in Ultrathin Gate Oxide Metal-Oxide-Semiconductor Field-Effect-Transistors with Direct Tunneling Current , 2002 .
[24] K. Saraswat,et al. Physical mechanisms of electron mobility enhancement in uniaxial stressed MOSFETs and impact of uniaxial stress engineering in ballistic regime , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[25] S. Takagi,et al. On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration , 1994 .
[26] A. Asenov,et al. Si/SiGe heterostructure parameters for device simulations , 2004 .
[27] S. Manzini,et al. Effect of Coulomb scattering in n‐type silicon inversion layers , 1985 .
[28] J. Conner,et al. Strain-Enhanced CMOS Through Novel Process-Substrate Stress Hybridization of Super-Critically Thick Strained Silicon Directly on Insulator (SC-SSOI) , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[29] Jian H. Zhao,et al. Monte Carlo study of electron transport in SiC , 1998 .
[30] A. Toriumi,et al. Novel Approach to MOS Inversion Layer Mobility Characterization with Advanced Split C-V and Hall Factor Analyses , 2006, 2006 International Electron Devices Meeting.
[31] Shinichi Takagi,et al. A comprehensive study of MOSFET electron mobility in both weak and strong inversion regimes , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.
[32] Ryuji Ohba,et al. Nonstationary electron/hole transport in sub-0.1 /spl mu/m MOS devices: correlation with mobility and low-power CMOS application , 2001 .
[33] S. Takagi,et al. New findings on inversion-layer mobility in highly doped channel Si MOSFETs , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[34] G. Ghibaudo,et al. Magnetoresistance characterization of nanometer Si metal-oxide-semiconductor transistors , 2004 .
[35] J.L. Hoyt,et al. Influence of high channel doping on the inversion layer electron mobility in strained silicon n-MOSFETs , 2003, IEEE Electron Device Letters.
[36] G. Ghibaudo,et al. Electron mobility in quasi-ballistic Si MOSFETs , 2006 .
[37] S. Laux,et al. Performance degradation of small silicon devices caused by long-range Coulomb interactions , 2000 .