Test Set Embedding into Low-Power BIST Sequences Using Maximum Bipartite Matching

Current trends in VLSI designs necessitate low power during both normal system operation and testing activity. Traditional Built-in Self Test (BIST) generators rise unnaturally the power consumption during testing, boosting the need to add low-power solutions to the arsenal of BIST pattern generators. In this paper, the utilization of gray code generators is proposed as a low-power BIST solution. More precisely, we show how the time required to apply a given test pattern can be decreased, by switching between different gray sequences during the application of the test set. Experimental results indicate that the time required to embed the test set within a low-power sequence is reduced to almost 50%, compared to a previously proposed solution.

[1]  Yervant Zorian,et al.  Low power/energy BIST scheme for datapaths , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[2]  Ioannis Voyiatzis,et al.  Embedding test patterns into Low-Power BIST sequences , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[3]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[4]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[5]  Don Coppersmith,et al.  Fast evaluation of logarithms in fields of characteristic two , 1984, IEEE Trans. Inf. Theory.

[6]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[7]  Hugo De Man,et al.  Cellular automata based deterministic self-test strategies for programmable data paths , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Albrecht P. Stroele,et al.  BIST Pattern Generators Using Addition and Subtraction Operations , 1997, J. Electron. Test..

[9]  Giovanni Squillero,et al.  Low power BIST via non-linear hybrid cellular automata , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[10]  Stephen C. Pohlig,et al.  An Improved Algorithm for Computing Logarithms over GF(p) and Its Cryptographic Significance , 2022, IEEE Trans. Inf. Theory.

[11]  Patrick Girard,et al.  An optimized BIST test pattern generator for delay testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[12]  Ioannis Voyiatzis,et al.  Test vector embedding into accumulator-generated sequences: a linear-time solution , 2005, IEEE Transactions on Computers.

[13]  Arnaud Virazel,et al.  On using efficient test sequences for BIST , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[14]  Spyros Tragoudas,et al.  On the Use of Counters for Reproducing Deterministic Test Sets , 1996, IEEE Trans. Computers.

[15]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[16]  P. Girard,et al.  Delay fault testing: choosing between random SIC and random MIC test sequences , 2000, Proceedings IEEE European Test Workshop.

[17]  Spyros Tragoudas,et al.  On the design of optimal counter-based schemes for test set embedding , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Mehrdad Nourani,et al.  Low power pattern generation for BIST architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[19]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[20]  Melvin A. Breuer,et al.  Test embedding with discrete logarithms , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[23]  M. C. Er,et al.  On Generating the N-ary Reflected Gray Codes , 1984, IEEE Transactions on Computers.

[24]  Arnaud Virazel,et al.  Comparison between random and pseudo-random generation for BIST of delay, stuck-at and bridging faults , 2000, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646).

[25]  Frank Mayer,et al.  Methods to reduce test application time for accumulator-based self-test , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).