Microprocessor technology trends

The rapid pace of advancement of microprocessor technology has shown no sign of diminishing, and this pace is expected to continue in the future. Recent trends in such areas as silicon technology, processor architecture and implementation, system organization, buses, higher levels of integration, self-testing, caches, coprocessors, and fault tolerance are discussed, and expectations for further advances are highlighted. How these trends and expectations will drive the markets and applications, and vice versa, is also explored.

[1]  William S. Worley,et al.  Beyond RISC: High-Precision Architecture , 1986, COMPCON.

[2]  Colin Hunter,et al.  Introduction to the NS16000 Architecture , 1984, IEEE Micro.

[3]  R.J. Smith,et al.  A double layer metal CHMOS III technology , 1984, 1984 International Electron Devices Meeting.

[4]  Douglas MacGregor,et al.  The Motorola MC68020 , 1984, IEEE Micro.

[5]  Amr Mohsen.  Device and Circuit Design for VLSI , 1979 .

[6]  G. Baccarani,et al.  Generalized scaling theory and its application to a ¼ micrometer MOSFET design , 1984, IEEE Transactions on Electron Devices.

[7]  Clayton Huntsman,et al.  The MC68881 Floating-point Coprocessor , 1983, IEEE Micro.

[8]  David R. Ditzel,et al.  Register allocation for free: The C machine stack cache , 1982, ASPLOS I.

[9]  Norman P. Jouppi,et al.  Hardware/software tradeoffs for increased performance , 1982, ASPLOS I.

[10]  R. Daniels,et al.  Built-In Self-Test Trends in Motorola Microprocessors , 1985, IEEE Design & Test of Computers.

[11]  Gordon E. Moore,et al.  Progress in digital integrated electronics , 1975 .

[12]  Randy H. Katz,et al.  Implementing a cache consistency protocol , 1985, ISCA 1985.

[13]  Makoto Kobayashi.  Dynamic Characteristics of Loops , 1984, IEEE Transactions on Computers.

[14]  Dave Johnson,et al.  The Intel 432: A VLSI Architecture for Fault-Tolerant Computer Systems , 1984, Computer.

[15]  G. Moore.  Are we really ready for VLSI2? , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  Andrew R. Pleszkun,et al.  Implementation of precise interrupts in pipelined processors , 1985, ISCA '98.

[17]  Alan Jay Smith,et al.  Cache evaluation and the impact of workload choice , 1985, ISCA '85.

[18]  Alan Jay Smith,et al.  Branch Prediction Strategies and Branch Target Buffer Design , 1995, Computer.

[19]  John F. Palmer.  The Intel®8087 numeric data processor , 1980, ISCA '80.

[20]  James R. Goodman,et al.  Instruction Cache Replacement Policies and Organizations , 1985, IEEE Transactions on Computers.

[21]  B. R. S. Buckingham,et al.  A hardware implementation of capability-based addressing , 1980, CARN.

[22]  Haiping Dun,et al.  HMOS III technology , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[23]  R. L. Hoffman,et al.  IBM System/38 support for capability-based addressing , 1981, ISCA '81.

[24]  Chris Rowen,et al.  A CMOS RISC Processor with Integrated System Functions , 1986, COMPCON.

[25]  George Radin,et al.  The 801 minicomputer , 1982, ASPLOS I.