An algorithm for the state assignment of synchronous sequential circuits

A systematic procedure for finding solutions to the state assignment problem in synchronous sequential circuits is described. It is based on two-block partition and is designed for use with D flip-flop memory elements.