Embedded timing analysis: a soc infrastructure
暂无分享,去创建一个
[1] Gordon W. Roberts,et al. A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[2] D. Porat,et al. Review of Sub-Nanosecond Time-Interval Measurements , 1973 .
[3] N. Udaya Shankar. Test challenges for SONET/SDH physical layer OC3 devices and beyond , 2001 .
[4] Takahiro J. Yamaguchi,et al. A method for measuring the cycle-to-cycle period jitter of high-frequency clock signals , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.
[5] Sassan Tabatabaei-Zavareh. Embedded test circuits and methodologies for mixed-signal ICs , 2000 .