Multi-application Specified Link Removal Strategy for Network on Chip

To benefit of both regular topology and partially customized structure, we adopt application specified link removal strategy to minimize NoC (Network on Chip) area consumption with partial regularity twist and guaranteed performance. Our link removal for single application mainly includes iterative link removal selection algorithm based on low link utilization for topology optimization and turn model based deadlock free routing algorithm for irregular 2D Mesh with reduced links. In addition, we also consider multiapplication from realistic requirement and try to define various execution modes. The seamless combination of multiapplications and link removal method is achieved via corresponding interoperation of removed link set. Taking typical media applications VOPD and MWD for example, the simulation results verify proposed multi-application specified NoC link removal strategy valid for area cost optimization and acceptable performance degradation.

[1]  Luca Benini,et al.  ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip , 2004, DATE.

[2]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[3]  Axel Jantsch,et al.  Network on Chip : An architecture for billion transistor era , 2000 .

[4]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[5]  Srinivasan Murali,et al.  SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  Andrew B. Kahng,et al.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[7]  L. Benini,et al.  /spl times/pipesCompiler: a tool for instantiating application specific networks on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[8]  Chita R. Das,et al.  Aérgia: exploiting packet latency slack in on-chip networks , 2010, ISCA.

[9]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[10]  Hideharu Amano,et al.  A Temporal Correlation Based Port Combination Methodology for Networks-on-Chip on Reconfigurable Systems , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[11]  Hamid Sarbazi-Azad,et al.  Power-aware mapping for reconfigurable NoC architectures , 2007, 2007 25th International Conference on Computer Design.

[12]  Hamid Sarbazi-Azad,et al.  An efficient dynamically reconfigurable on-chip network architecture , 2010, Design Automation Conference.

[13]  Bill Lin,et al.  Design of application-specific 3D Networks-on-Chip architectures , 2008, 2008 IEEE International Conference on Computer Design.

[14]  Radu Marculescu,et al.  "It's a small world after all": NoC performance optimization via long-range link insertion , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Luca Benini,et al.  SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips , 2009, DATE.

[16]  Radu Marculescu,et al.  System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Lawrence T. Pileggi,et al.  An interconnect channel design methodology for high performance integrated circuits , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[18]  Jens Sparsø,et al.  ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).