A Deep FIFO Design for Video and Audio Delay Line Device

A design of deep FIFO for video and audio delay line device is introduced. The deep FIFO is implemented by using SDRAM instead of dual port RAM, and a dual port SDRAM controller is implemented by FPGA. The FIFO can also be used as data buffer in high speed dada acquitation systems.