An output capacitorless low-dropout regulator based on flipped voltage follower

An output capacitor-less low-dropout (LDO) regulator based on flipped voltage follower (FVF) for system-on-chip (SoC) application is presented. With a common-gate amplifier and two-pole system, it evidently simplifies the architecture of the LDO regulator and achieves the stability more easily. Implemented in SMIC 55nm CMOS, the proposed LDO regulator only consumes 15 μA net current from 1.5V power supply, with a minimum dropout voltage of 200 mV. With 16pF total compensation capacitance, it can provide 0-30mA load current with a load capacitance range of 0-300pF.

[1]  Grzegorz Blakiewicz,et al.  Output-capacitorless low-dropout regulator using a cascoded flipped voltage follower , 2011, IET Circuits Devices Syst..

[2]  Chung-Chih Hung,et al.  Fast Transient Low-Dropout Voltage Regulator With Hybrid Dynamic Biasing Technique for SoC Application , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[4]  Pui Ying Or,et al.  An Output-Capacitorless Low-Dropout Regulator With Direct Voltage-Spike Detection , 2010, IEEE Journal of Solid-State Circuits.