A 24 GHz phased-array transmitter in 0.18 /spl mu/m CMOS

A fully integrated 4-element phased-array transmitter at 24 GHz with on-chip PAs is implemented in a 0.18 /spl mu/m CMOS process. It has a beam-forming resolution of 10/spl deg/, a peak-to-null ratio of 23 dB, and isolation between paths of 28 dB. Each CMOS PA can deliver up to +14 dBm into a 50 /spl Omega/ load. The transmitter supports a 500 Mb/s QPSK signal and has a bandwidth in excess of 400 MHz. The die size is 6.8/spl times/2.1 mm/sup 2/ and the complete 4-element transmitter, including the 4 on-chip PAs, draws 788 mA from a 2.5 V supply.

[1]  H. Hashemi,et al.  A fully integrated 24 GHz 8-path phased-array receiver in silicon , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  A. Hajimiri,et al.  A 24-GHz, +14.5-dBm fully integrated power amplifier in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[3]  T.S.D. Cheung,et al.  On-chip interconnect for mm-wave applications using an all-copper technology and wavelength reduction , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..