Defect-oriented test scheduling
暂无分享,去创建一个
[1] Brendan Davis,et al. Economic modeling of board test strategies , 1994, J. Electron. Test..
[2] Yann-Hang Lee,et al. Optimal Scheduling of Signature Analysis for VLSI Testing , 1991, IEEE Trans. Computers.
[3] Frederick S. Hillier,et al. Introduction of Operations Research , 1967 .
[4] Frederick S. Hillier,et al. Introduction to Operations Research (3rd ed.). , 1982 .
[5] Jon Turino. Test Economics in the 21st Century , 1997, IEEE Des. Test Comput..
[6] Alberto L. Sangiovanni-Vincentelli,et al. Minimizing production test time to detect faults in analog circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Ronald S. Gyurcsik,et al. Optimal ordering of analog integrated circuit tests to minimize test time , 1991, 28th ACM/IEEE Design Automation Conference.
[8] W. Davenport. Probability and random processes , 1970 .
[9] T. Carmon-Freed. Scheduling semiconductor device test operations , 1996, Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium.
[10] Tsu-Shuan Chang,et al. Scheduling for IC sort and test with preemptiveness via Lagrangian relaxation , 1995, IEEE Trans. Syst. Man Cybern..