A 4.5mW/Gb/s 6.4Gb/s 22+1-lane source-synchronous link rx core with optional cleanup PLL in 65nm CMOS
暂无分享,去创建一个
Thomas Toifl | Martin L. Schmatz | Michael Ruegg | Robert Reutemann | Daniel M. Dreps | Fran Keyser | John Bergkvist
[1] William J. Dally,et al. A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] Reza Yousefi,et al. A 1.8W 115Gb/s Serial Link for Fully Buffered DIMM with 2.1ns Pass-Through Latency in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] Michael Ruegg,et al. A 2.5GHz phase-switching PLL using a supply controlled 2-delay-stage 10GHz ring oscillator for improved jitter/mismatch , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[4] E. Prete,et al. A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory Interfaces , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.