A Double Error Correction Code for 32-Bit Data Words With Efficent Decoding
暂无分享,去创建一个
[1] Jeffrey T. Draper,et al. DEC ECC design to improve memory reliability in Sub-100nm technologies , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.
[2] Dhiraj K. Pradhan,et al. Matrix Codes for Reliable and Cost Efficient Memory Chips , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Pedro Reviriego,et al. Optimized parallel decoding of difference set codes for high speed memories , 2014, Microelectron. Reliab..
[4] Shanshan Liu,et al. Extend orthogonal Latin square codes for 32-bit data protection in memory applications , 2016, Microelectron. Reliab..
[5] Chin-Long Chen,et al. Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..
[6] Pedro Reviriego,et al. Comments on "Extend orthogonal Latin square codes for 32-bit data protection in memory applications" Microelectron. Reliab. 63 278-283 (2016) , 2017, Microelectron. Reliab..
[7] Valentin Gherman,et al. Generalized parity-check matrices for SEC-DED codes with fixed parity , 2011, 2011 IEEE 17th International On-Line Testing Symposium.
[8] Muhammad Sheikh Sadi,et al. Soft error tolerance using Horizontal-Vertical-Double-Bit Diagonal parity method , 2015, 2015 International Conference on Electrical Engineering and Information Communication Technology (ICEEICT).
[9] Hossein Pedram,et al. HVD: horizontal-vertical-diagonal error detecting and correcting code to protect against with soft errors , 2011, Des. Autom. Embed. Syst..
[10] Daniel J. Costello,et al. Error Control Coding, Second Edition , 2004 .