Energy efficient VLSI architecture of real-valued serial pipelined FFT
暂无分享,去创建一个
Jinti Hazarika | Shaik Rafi Ahamed | Mohd Tasleem Khan | Mohd. Tasleem Khan | Harshal B. Nemade | H. Nemade | S. Ahamed | Jinti Hazarika
[1] Song-Nien Tang,et al. An Area- and Energy-Efficient Multimode FFT Processor for WPAN/WLAN/WMAN Systems , 2012, IEEE J. Solid State Circuits.
[2] Qian-Jian Xing,et al. A Novel Conflict-Free Parallel Memory Access Scheme for FFT Processors , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Myung Hoon Sunwoo,et al. New continuous-flow mixed-radix (CFMR) FFT Processor using novel in-place strategy , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] J. Tukey,et al. An algorithm for the machine calculation of complex Fourier series , 1965 .
[5] Bengt Ahlgren,et al. Internet of Things for Smart Cities: Interoperability and Open Data , 2016, IEEE Internet Computing.
[6] Chao-Ming Chen,et al. An Energy-Efficient Partial FFT Processor for the OFDMA Communication System , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Xin Chen,et al. VLSI design of low-cost and high-precision fixed-point reconfigurable FFT processors , 2018, IET Comput. Digit. Tech..
[8] Keshab K. Parhi,et al. A Pipelined FFT Architecture for Real-Valued Signals , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Keshab K. Parhi,et al. FFT Architectures for Real-Valued Signals Based on Radix-$2^{3}$ and Radix-$2^{4}$ Algorithms , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] Bingsheng He,et al. A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Oscar Gustafsson,et al. The Serial Commutator FFT , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] Chen-Yi Lee,et al. An Indexed-Scaling Pipelined FFT Processor for OFDM-Based WPAN Applications , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[13] E. V. Jones,et al. A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..
[14] Bevan M. Baas,et al. A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.
[15] Mohd. Tasleem Khan,et al. Optimal Complexity Architectures for Pipelined Distributed Arithmetic-Based LMS Adaptive Filter , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Keshab K. Parhi,et al. A Serial Commutator Fast Fourier Architecture for Real-Valued Signals , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.
[17] Yun-Nan Chang,et al. An Efficient VLSI Architecture for Normal I/O Order Pipeline FFT Design , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[18] Zhixiong Di,et al. A Modified Signal Flow Graph and Corresponding Conflict-Free Strategy for Memory-Based FFT Processor Design , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.
[19] Feng Yu,et al. A pipelined architecture for normal I/O order FFT , 2011, Journal of Zhejiang University SCIENCE C.
[20] Basant K. Mohanty,et al. Area–Delay–Energy Efficient VLSI Architecture for Scalable In-Place Computation of FFT on Real Data , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.
[21] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[22] Samit Ari,et al. Variable length mixed radix MDC FFT/IFFT processor for MIMO-OFDM application , 2018, IET Comput. Digit. Tech..
[23] Jesús Grajal,et al. Optimum Circuits for Bit Reversal , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.