Transistor characteristics with Ta/sub 2/O/sub 5/ gate dielectric
暂无分享,去创建一个
Donggun Park | Chenming Hu | A. Kalnitsky | Tsu-Jae King | Qiang Lu | Q. Lu | Ya-chin King | A. Kalnitsky | Chia-Cheng Cheng | Sing-Pin Tay | Chenming Hu | T.-J King | Donggun Park | Ya-chin King | Alexander Kalnitsky | S. Tay | Chia-Cheng Cheng
[1] S. Nishikawa,et al. Optimum Electrode Materials for Ta2O5 Capacitors for High- and Low-Temperature Processes , 1994 .
[2] Yuan Taur,et al. CMOS devices below 0.1 /spl mu/m: how high will performance go? , 1997, International Electron Devices Meeting. IEDM Technical Digest.
[3] Tadahiro Ohmi,et al. Current drive enhancement by using high-permittivity gate insulator in SOI MOSFET's and its limitation , 1996 .
[4] S.C. Sun,et al. A new post-deposition annealing method using furnace N/sub 2/O for the reduction of leakage current of CVD Ta/sub 2/O/sub 5/ storage capacitors , 1996, International Electron Devices Meeting. Technical Digest.
[5] B. Balland,et al. Fabrication and characterization of Si-MOSFET's with PECVD amorphous Ta 2 O 5 gate insulator , 1997 .
[6] Ya-Chin King,et al. AC Charge Centroid Model For Quantization Of Inversion Layer In N-MOSFET , 1997, Proceedings of Technical Papers. International Symposium on VLSI Technology, Systems, and Applications.
[7] C. Hu,et al. MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltages , 1996 .
[8] C. Hu,et al. Reliability of Thin Si02 at Direct-Thnneling Voltages , 1994 .