A 10-bit 200 MS/s CMOS parallel pipeline A/D converter

A 10-bit 200 MS/s parallel pipeline ADC is presented. It consists of a front-end sample-and-hold circuit and four parallel pipelined component ADCs followed by a digital offset compensation. By incorporating double sampling both in the S/H circuit and the component ADCs a power dissipation of only 280 mW from a 3.0 V supply is achieved. The circuit is implemented with a standard 0.5 µm CMOS process occupying 7.4 mm2. According to the measurements, a DNL and INL of 0.8 LSB and 0.9 LSB, respectively, is achieved while the peak SFDR is 56 dB with a 200 MS/s sample rate.

[1]  F. Maloberti,et al.  A novel CMOS linear transconductance cell for continuous-time filters , 1990, IEEE International Symposium on Circuits and Systems.

[2]  P.G.A. Jespers,et al.  A 1.5 Ms/s 8-Bit Pipelined RSD A/D Converter , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[3]  P. Hurst,et al.  A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.

[4]  Paul R. Gray,et al.  An 8b 85MS/s Parallel Pipeline A/D Converter in 1μm CMOS (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .

[5]  Kwang Young Kim,et al.  A 10-b, 100-MS/s CMOS A/D converter , 1997 .

[6]  Andreas Kaiser,et al.  Input switch configuration suitable for rail-to-rail operation of switched-opamp circuits , 1999 .

[7]  J. Doernberg,et al.  A 12 b 128 MSample/s ADC with 0.05 LSB DNL , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8]  W. Bright.  8 b 75 M sample/s 70 mW parallel pipelined ADC incorporating double sampling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[9]  L. R. Carley,et al.  An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[10]  Kari Halonen,et al.  Timing skew insensitive switching for double sampled circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[11]  R. Brodersen,et al.  Considerations for high-frequency switched-capacitor ladder filters , 1980 .

[12]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[14]  B. Razavi,et al.  An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.

[15]  Kari Halonen,et al.  A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[16]  C.A. Laber,et al.  A family of differential NMOS analog circuits for a PCM codec filter chip , 1982, IEEE Journal of Solid-State Circuits.

[17]  Stephen H. Lewis,et al.  Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications , 1992 .

[18]  Paul R. Gray,et al.  An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS , 1993 .

[19]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[20]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[21]  Kari Halonen,et al.  Optimizing the number of parallel channels and the stage resolution in time interleaved pipeline A/D converters , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[22]  M. Timko,et al.  A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).