An Overview of Integrated Circuit Testing Methods

[1]  Ulrich Baur,et al.  Delay test of chip I/Os using LSSD boundary scan , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Irith Pomeranz,et al.  On n-detection test sequences for synchronous sequential circuits , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[3]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[4]  Brion L. Keller,et al.  Delay Test: The Next Frontier for LSSD Test Systems , 1992, Proceedings International Test Conference 1992.

[5]  James McNames,et al.  Variance reduction using wafer patterns in I/sub ddQ/ data , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[6]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[7]  Wojciech Maly,et al.  Current signatures: application , 1997, Proceedings International Test Conference 1997.

[8]  Víctor H. Champac,et al.  Quiescent current analysis and experimentation of defective CMOS circuits , 1992, J. Electron. Test..

[9]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[10]  Edward J. McCluskey,et al.  Analysis of Gate Oxide Shorts in CMOS Circuits , 1993, IEEE Trans. Computers.

[11]  Charles F. Hawkins,et al.  Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs , 1986, ITC.

[12]  Sreejit Chakravarty,et al.  Silicon evaluation of logic proximity bridge patterns , 2006, 24th IEEE VLSI Test Symposium.

[13]  Edward J. McCluskey,et al.  SHOrt voltage elevation (SHOVE) test for weak CMOS ICs , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[14]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[15]  W. Robert Daasch,et al.  Statistical post-processing at wafersort-an alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[16]  Heinrich Theodor Vierhaus,et al.  CMOS bridges and resistive transistor faults: IDDQ versus delay effects , 1993, Proceedings of IEEE International Test Conference - (ITC).

[17]  M. Ray Mercer,et al.  Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[18]  James McNames,et al.  Neighbor selection for variance reduction in I/sub DDQ/ and other parametric data , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[19]  Steven M. McIntyre,et al.  Introduction to Vlsi Testing , 1988 .

[20]  D. M. H. Walker,et al.  Improved wafer-level spatial analysis for I/sub DDQ/ limit setting , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[21]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[22]  T. M. Mak,et al.  Elimination of traditional functional testing of interface timings at intel , 2003 .

[23]  Víctor H. Champac,et al.  CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOS , 1991, 1991, Proceedings. International Test Conference.

[24]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[25]  R. D. Blanton,et al.  Multiple-detect ATPG based on physical neighborhoods , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[26]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[27]  Robert C. Aitken,et al.  Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[28]  Douglas W. Stout,et al.  Boundary-scan design principles for efficient LSSD ASIC testing , 1990 .

[29]  Orest Bula,et al.  Gross delay defect evaluation for a CMOS logic design system product , 1990 .

[30]  Ashok K. Sharma,et al.  Semiconductor Memories , 1997 .

[31]  Charles F. Hawkins,et al.  THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[32]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[33]  Ronald A. Richmond.  Successful implementation of structured testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[34]  Brion L. Keller,et al.  OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[35]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[36]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[37]  J. L. Roehr.  Good Die in Bad Neighborhoods , 2000 .

[38]  Tracy Larrabee,et al.  Testing for parametric faults in static CMOS circuits , 1990, Proceedings. International Test Conference 1990.

[39]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[40]  Robert Edmondson,et al.  Optimizing the Cost of Test at Intel Using per Device Data , 2006, 2006 IEEE International Test Conference.

[41]  Charles F. Hawkins,et al.  Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs , 1985, ITC.

[42]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.