A dynamically-reconfigurable image recognition processor

Summary form only given. We introduce a new image recognition processor using a run-time reconfiguration (RTR) technology. A phase impulse response function (PIRF) is employed as an application for evaluating the performance of RTR architecture. By utilizing the RTR architecture effectively, a complicated image processing application such as PIRF can be implemented on a single processor. To achieve this, a dynamically-reconfigurable arithmetic logic unit (DRALU) is proposed. Simulation results show that our proposed processor using DRALU can execute the PIRF within 30 msec.

[1]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.

[2]  Jan Ozer.  Video compression for multimedia , 1994 .

[3]  Koji Kotani,et al.  A small-area high performance 512-point 2-dimensional FFT single-chip processor , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[4]  Jorge Herbert de Lira,et al.  Two-Dimensional Signal and Image Processing , 1989 .

[5]  Earl E. Swartzlander,et al.  Computer Arithmetic , 1980 .

[6]  Koji Kotani,et al.  A small-area high-performance 512-point 2-dimensional FFT single-chip processor , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[7]  John V. McCanny,et al.  Rapid design of application specific FFT cores , 1999, IEEE Trans. Signal Process..