A 1.25 Gb/s CMOS receiver core with plesiochronous clocking capability for asynchronous burst data acquisition

To realize GB/s data acquisition while suppressing EMI problems, multiport (parallel) optical interconnection is desired. In multiport optical interconnections, a CMOS receiver core in the receiver (which receives serial data from PD array and amplifier) must have (i) >1 Gb/s data acquisition capability with clock recovery for reception of long data streams, (ii) asynchronous burst data acquisition capability to avoid complicated data modulation, (iii) low power dissipation required for multiport receiver LSIs. The authors present a prototype chip, which is fabricated in a 0.25 /spl mu/m CMOS process, to implement these requirements.

[1]  T. J. Gabara,et al.  150/30 Mb/s CMOS non-oversampled clock and data recovery circuits with instantaneous locking and jitter rejection , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Ah-Lyan Yee,et al.  An integratable 1-2.5 Gbps low jitter CMOS transceiver with built in self test capability , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[3]  Y. Akazawa,et al.  A 156 Mbps CMOS clock recovery circuit for burst-mode transmission , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[4]  M. Horowitz,et al.  A 0.6m CMOS 4Gb/s Transceiver With Data Recovery Using Oversampling , 1997 .

[5]  Noboru Ishihara,et al.  3.5 Gb/s/spl times/4-Ch Si bipolar LSIs for optical interconnections , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  H. Tamura,et al.  A 2B parallel 1.25 Gb/s interconnect I/O interface with self-configurable link and plesiochronous clocking , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[7]  Horowitz,et al.  A 0.6/spl mu/m CMOS 4Gb/s Transceiver With Data Recovery Using Oversampling , 1997, Symposium 1997 on VLSI Circuits.