Performance of the forward-biased RF-LNA with deep n-well NMOS transistor

This paper presents the merits and demerits of incorporating deep n-well (DNW) implantation NMOS structures in a forward-biased RF-Low Noise Amplifier (LNA). Two versions of a fully-integrated 2.45 GHz LNA design with forward-biasing are presented, a standard transistor version and a DNW transistor version, to evaluate potential improvements or possible degradation in performance by using a DNW structure. The RF performance characteristics of the standard LNA version are compared to the performance of the DNW LNA version. Simulation results had shown that the performance of the power gain and noise figure has been significantly boosted through the use of the DNW transistor structure as amplifying devices.

[1]  Chi Zhang,et al.  A 0.8 V CMOS amplifier design , 2006 .

[2]  Makoto Takamiya,et al.  Low Power and Low Voltage MOSFETs with Variable Threshold Voltage Controlled by Back-Bias , 2000 .

[3]  Heng-Ming Hsu,et al.  Improving the RF performance of 0.18 /spl mu/m CMOS with deep n-well implantation , 2001 .

[4]  Ru Huang,et al.  A 0.4-V Low Noise Amplifier Using Forward Body Bias Technology for 5 GHz Application , 2007, IEEE Microwave and Wireless Components Letters.

[5]  Bomy Chen,et al.  Scalability and biasing strategy for CMOS with active well bias , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[6]  Heng-Ming Hsu,et al.  Improving the RF performance of 0.18 /spl mu/m CMOS with deep n-well implantation , 2001, IEEE Electron Device Letters.

[7]  Krzysztof Iniewski,et al.  A 0.65V, 1.9mW CMOS low-noise amplifier at 5GHz , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).