Integration of highly-strained SiGe materials in 14 nm and beyond nodes FinFET technology

Abstract SiGe has been widely used as stressors in source/drain (S/D) regions of Metal–Oxide-Semiconductor Field Effect Transistor (MOSFET) to enhance the channel mobility. In this study, selectively grown Si 1− x Ge x (0.33 ⩽  x  ⩽ 0.35) with boron concentration of 1 × 10 20  cm −3 was used to elevate the S/D regions on bulk FinFETs in 14 nm technology node. The epitaxial quality of SiGe layers, SiGe profile and the strain amount of the SiGe layers were investigated. In order to in-situ clean the Si-fins before SiGe epitaxy, a series of prebaking experiments at temperature ranging from 740 to 825 °C were performed. The results showed that the thermal budget needs to be limited to 780–800 °C in order to avoid any damage to the shape of Si-fins but to remove the native oxide which is essential for high epitaxial quality. In this study, a kinetic gas model was also applied to predict the SiGe growth profile on Si-fins with trapezoidal shape. The input parameters for the model include growth temperature, partial pressures of reactant gases and the chip layout. By knowing the epitaxial profile, the strain to the Si-fins exerted by SiGe layers can be calculated. This is important in understanding the carrier transport in the FinFETs. The other benefit of the modeling is that it provides a cost-effective alternative for epitaxy process development as the SiGe profile can be readily predicted for any chip layout in advance.

[1]  M. Silberstein,et al.  A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.

[2]  R. Loo,et al.  Avoiding loading effects and facet growth key parameters for a successful implementation of selective epitaxial SiGe deposition for HBT-BiCMOS and high-mobility hetero-channel pMOS devices , 2004 .

[3]  New method to calibrate the pattern dependency of selective epitaxy of SiGe layers , 2009 .

[4]  Reza Ghandi,et al.  Pattern dependency in selective epitaxy of B-doped SiGe layers for advanced metal oxide semiconductor field effect transistors , 2008 .

[5]  R. Rooyackers,et al.  Migrating from planar to FinFET for further CMOS scaling: SOI or bulk? , 2009, 2009 Proceedings of ESSCIRC.

[6]  G. Pei,et al.  FinFET design considerations based on 3-D simulation and analytical modeling , 2002 .

[7]  A. Suzuki,et al.  Modeling of molecular‐beam epitaxy and metalorganic vapor‐phase epitaxy on nonplanar surfaces , 1993 .

[8]  R. Chau,et al.  In search of "Forever," continued transistor scaling one new material at a time , 2005, IEEE Transactions on Semiconductor Manufacturing.

[9]  Lars Hultman,et al.  Characterization of highly Sb-doped Si using high-resolution x-ray diffraction and transmission electron microscopy , 1994 .

[10]  Henry H. Radamson,et al.  Application of high-resolution x-ray diffraction for detecting defects in SiGe(C) materials , 2005 .

[11]  A. Hikavyy,et al.  Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithography , 2007, 2007 IEEE Symposium on VLSI Technology.

[12]  M. Östling,et al.  Improvement in epitaxial quality of selectively grown Si1−xGex layers with low pattern sensitivity for CMOS applications , 2005 .

[13]  J. Hartmann,et al.  Selective epitaxial growth of boron- and phosphorus-doped Si and SiGe for raised sources and drains , 2004 .

[14]  Chao Zhao,et al.  Optimization of SiGe selective epitaxy for source/drain engineering in 22 nm node complementary metal-oxide semiconductor (CMOS) , 2013 .

[15]  M. C. Ozturk,et al.  Source/Drain Junctions and Contacts for 45 nm CMOS and Beyond , 2005 .