Low-power control techniques for silicon and organic circuits with array structures

In upcoming ubiquitous electronics environment, abundant electronics systems will be deployed in a sensor, car, robot, home, town, and even in a farm. The ubiquitous electronics support our comfortable and safe life, and thus require low-power feature. High-performance silicon VLSIs such as microprocessors will still be the mainstream also in the future ubiquitous electronics environment, as the modern life is supported by “the micro electronics”. That is, cost reduction and power saving by downsizing will be keys. However, the ubiquitous electronics are not achieved only by the micro electronics. Another technology such as organic electronics has been recently called “macro electronics”, and will complement the silicon system. The macro electronics realize a new system as a fusion of the heterogeneous technologies. In this paper, we introduce some low-power control techniques for silicon and organic electronics. In particular, we focus on circuits with array structures like silicon static random access memory and organic sensors.

[1]  Masahiko Yoshimoto,et al.  Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[3]  Shunsuke Okumura,et al.  Quality of a Bit (QoB): A New Concept in Dependable SRAM , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[4]  Osamu Takahashi,et al.  Implementation of the CELL Broadband Engine in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Masahiro Nomura,et al.  A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications , 2006, IEEE Journal of Solid-State Circuits.

[6]  H. Kawaguchi,et al.  A 0.5V, 400MHz, V/sub 00/-hopping processor with zero-V/sub TH/ FD-SOI technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Kouichi Kanda,et al.  Two orders of magnitude leakage power reduction of low voltage SRAMs by row-by-row dynamic V/sub dd/ control (RRDV) scheme , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[8]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[9]  T. Sakurai,et al.  Cut-and-paste customization of organic FET integrated circuit and its application to electronic artificial skin , 2005, IEEE Journal of Solid-State Circuits.

[10]  T. Someya,et al.  A 3-D-Stack Organic Sheet-Type Scanner with Double-Wordline and Double-Bitline Structure , 2006, IEEE Sensors Journal.

[11]  H. Fujiwara,et al.  An inter-die variability compensation scheme for 0.42-V 486-kb FD-SOI SRAM using substrate control , 2008, 2008 IEEE International SOI Conference.

[12]  Nobu Matsumoto,et al.  A single-chip MPEG-2 codec based on customizable media embedded processor , 2003 .

[13]  K. Takeda,et al.  A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[14]  J. Miyakoshi,et al.  A Vth-Variation-Tolerant SRAM with 0.3-V Minimum Operation Voltage for Memory-Rich SoC Under DVS Environment , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[15]  Liang-Gee Chen,et al.  A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[16]  Hiroshi Kawaguchi,et al.  Design Solutions for a Multi-Object Wireless Power Transmission Sheet Based on Plastic Switches , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[17]  Kenichi Osada,et al.  Universal-Vdd 0.65-2.0-V 32-kB cache using a voltage-adapted timing-generation scheme and a lithographically symmetrical cell , 2001, IEEE J. Solid State Circuits.

[18]  T. Someya,et al.  An Organic FET SRAM With Back Gate to Increase Static Noise Margin and Its Application to Braille Sheet Display , 2007, IEEE Journal of Solid-State Circuits.

[19]  H. Kawaguchi,et al.  Experimental verification of row-by-row variable V/sub DD/ scheme reducing 95% active leakage power of SRAM's , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..