High resolution I/sub DDQ/ characterization and testing-practical issues

I/sub DDQ/ testing has become an important contributor to quality improvement of CMOS ICs. This paper describes high resolution I/sub DDQ/ characterization and testing (from the sub-nA to /spl mu/A level) and outlines test hardware and software issues. The physical basis of I/sub DDQ/ is discussed. Methods for statistical analysis of I/sub DDQ/ data are examined, as interpretation of the data is often as important as the measurement itself. Applications of these methods to set reasonable test limits for detecting defective product are demonstrated.

[1]  Mark Storey,et al.  Microprocessor IDDQ Testing: A Case Study , 1995, IEEE Des. Test Comput..

[2]  Charles F. Hawkins,et al.  Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs , 1986, ITC.

[3]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[4]  Charles F. Hawkins,et al.  IDDQ testing: A review , 1992, J. Electron. Test..

[5]  Hitesh Ahuja,et al.  Intel 386TM EX Embedded Processor IDDQ Testing , 1995 .

[6]  Kenneth M. Wallquist.  On the effect of I/sub SSQ/ testing in reducing early failure rate , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[7]  Paul C. Wiscombe,et al.  A comparison of stuck-at fault coverage and I/sub DDQ/ testing on defect levels , 1993, Proceedings of IEEE International Test Conference - (ITC).