Leading zero anticipation and detection-a comparison of methods

Design of the leading zero anticipator (LZA) or detector (LZD) is pivotal to the normalization of results for addition and fused multiplication-addition in high-performance floating point processors. This paper formalizes the analysis and describes some alternative organizations and implementations from the known art. It shows how choices made in the design are often dependent on the overall design of the addition unit, on how subtraction is handled when the exponents are the same, and on how it detects and corrects for the possible one-bit error of the LZA.

[1]  H.S. Moscovitz,et al.  A 32-bit VLSI digital signal processor , 1985, IEEE Journal of Solid-State Circuits.

[2]  Javier D. Bruguera,et al.  Leading-One Prediction with Concurrent Position Correction , 1999, IEEE Trans. Computers.

[3]  Javier D. Bruguera,et al.  Leading-one prediction scheme for latency improvement in single datapath floating-point adders , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[4]  Peter W. Cook,et al.  Second-generation RISC floating point with multiply-add fused , 1990 .

[5]  Hiroaki Suzuki,et al.  Leading-zero anticipatory logic for high-speed floating point addition , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[6]  Guenter Gerwig,et al.  Floating-point unit in standard cell design with 116 bit wide dataflow , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[7]  Michael J. Flynn,et al.  Leading One Detection --- Implementation, Generalization, and Application , 1991 .

[8]  Tadashi Sumi,et al.  Comments on "Leading-zero anticipatory logic for high-speed floating point addition" [with reply] , 1997 .

[9]  Erdem Hokenek,et al.  Leading-Zero Anticipator (LZA) in the IBM RISC System/6000 Floating-Point Execution Unit , 1990, IBM J. Res. Dev..

[10]  Stamatis Vassiliadis,et al.  Brief communication Condition code predictor for fixed-point arithmetic units , 1989 .

[11]  Arnold Weinberger.  High-speed zero-sum detection , 1975, 1975 IEEE 3rd Symposium on Computer Arithmetic (ARITH).

[12]  Vojin G. Oklobdzija,et al.  An implementation algorithm and design of a novel leading zero detector circuit , 1992, [1992] Conference Record of the Twenty-Sixth Asilomar Conference on Signals, Systems & Computers.

[13]  H. S. Moscovitz,et al.  A programmable digital signal processor with 32b floating point arithmetic , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  Vojin G. Oklobdzija,et al.  An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[15]  S. C. Knowles,et al.  Arithmetic processor design for the T9000 transputer , 1991, Optics & Photonics.