Heavy ion-induced digital single-event transients in deep submicron Processes

Single-event transients (SETs) in digital circuits/processes are examined. SETs appear to substantially mitigate traditional SEU static-latch hardening techniques below 0.25 /spl mu/m. The resulting IC error rate for advanced technology node hardened-electronics is dominated by the combinational-logic SET rate.

[1]  D. J. Fouts,et al.  Modeling single-event effects in a complex digital device , 2003 .

[2]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[3]  peixiong zhao,et al.  Critical charge for single-event transients (SETs) in bipolar linear circuits , 2001 .

[4]  Stephen LaLumondiere,et al.  Laser-induced and heavy ion-induced single-event transient (SET) sensitivity measurements on 139-type comparators , 2002 .

[5]  M. Baze,et al.  Comparison of error rates in combinational and sequential logic , 1997 .

[6]  Farokh Irom,et al.  Single-event transients in high-speed comparators , 2002 .

[7]  F. W. Sexton,et al.  Microbeam studies of single-event effects , 1996 .

[8]  M. Baze,et al.  Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[9]  Sherra E. Diehl-Nagle.  A New Class of Single Event Soft Errors , 1984, IEEE Transactions on Nuclear Science.

[10]  Tomihiro Kamiya,et al.  Single-event current transients induced by high energy ion microbeams , 1993 .

[11]  P. H. Eaton,et al.  SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design , 2005 .

[12]  Bharat L. Bhuva,et al.  Simulation of design dependent failure exposure levels for CMOS ICs , 1990 .

[13]  W. R. Eisenstadt,et al.  CMOS VLSI single event transient characterization , 1989 .

[14]  Barney Lee Doyle,et al.  Nuclear microprobe imaging of single-event upsets , 1992 .

[15]  D. S. Walsh,et al.  Comparison of SETs in bipolar linear circuits generated with an ion microbeam, laser light, and circuit simulation , 2002 .

[16]  R. Koga,et al.  Single event transient (SET) sensitivity of radiation hardened and COTS voltage comparators , 2000, 2000 IEEE Radiation Effects Data Workshop. Workshop Record. Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference (Cat. No.00TH8527).

[17]  S. P. Buchner,et al.  Laboratory tests for single-event effects , 1996 .

[18]  S. Buchner,et al.  Dependence of the SEU window of vulnerability of a logic circuit on magnitude of deposited charge , 1993 .

[19]  Bharat L. Bhuva,et al.  Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processor , 2000 .