Design Automation Methodology and Tools for Superconductive Electronics
暂无分享,去创建一个
[1] K. Likharev,et al. RSFQ TECHNOLOGY: PHYSICS AND DEVICES , 2001 .
[2] M. Gouker,et al. Fabrication Process and Properties of Fully-Planarized Deep-Submicron Nb/Al– $\hbox{AlO}_{\rm x}\hbox{/Nb} $ Josephson Junctions for VLSI Circuits , 2014, IEEE Transactions on Applied Superconductivity.
[3] S. Sarwana,et al. Zero Static Power Dissipation Biasing of RSFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.
[4] Anna Y. Herr,et al. Ultra-low-power superconductor logic , 2011, 1103.4269.
[5] Nobuyuki Yoshikawa,et al. Reduction of power consumption of RSFQ circuits by inductance-load biasing , 1999 .
[6] Dongjin Lee,et al. SimPL: An effective placement algorithm , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[7] Vipin,et al. Multilevel kway Hypergraph Partitioning * , 1999 .
[8] Naoki Takeuchi,et al. Adiabatic quantum-flux-parametron cell library adopting minimalist design , 2015 .
[9] Alireza Shafaei,et al. A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[10] Richard E. Brown,et al. United States Data Center Energy Usage Report , 2016 .
[11] W. H. Mallison,et al. High-speed single-flux-quantum circuit using planarized niobium-trilayer Josephson junction technology , 1995 .
[12] Robert K. Brayton,et al. ABC: An Academic Industrial-Strength Verification Tool , 2010, CAV.
[13] Alex I. Braginski,et al. Fundamentals and technology of SQUIDs and SQUID systems , 2004 .
[14] Alireza Shafaei,et al. An Integrated Row-Based Cell Placement and Interconnect Synthesis Tool for Large SFQ Logic Circuits , 2017, IEEE Transactions on Applied Superconductivity.
[15] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[16] Ulf Schlichtmann,et al. Kraftwerk2—A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Yun Shang,et al. An Optimized Majority Logic Synthesis Methodology for Quantum-Dot Cellular Automata , 2010, IEEE Transactions on Nanotechnology.
[18] Massoud Pedram,et al. Logic Optimization, Complex Cell Design, and Retiming of Single Flux Quantum Circuits , 2018, IEEE Transactions on Applied Superconductivity.
[19] Charles E. Leiserson,et al. Retiming synchronous circuitry , 1988, Algorithmica.
[20] Naoki Takeuchi,et al. An adiabatic quantum flux parametron as an ultra-low-power logic device , 2013 .
[21] G. Karypis,et al. Multilevel k-way hypergraph partitioning , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).