A 0.1-5.0 GHz flexible SDR receiver with digitally assisted calibration in 65 nm CMOS

Abstract A 0.1–5.0 GHz flexible software-defined radio (SDR) receiver with digitally assisted calibration is presented, employing a zero-IF/low-IF reconfigurable architecture for both wideband and narrowband applications. The receiver composes of a main-path based on a current-mode mixer for low noise, a high linearity sub-path based on a voltage-mode passive mixer for out-of-band rejection, and a harmonic rejection (HR) path with vector gain calibration. A dual feedback LNA with “8” shape nested inductor structure, a cascode inverter-based TCA with miller feedback compensation, and a class-AB full differential Op-Amp with Miller feed-forward compensation and QFG technique are proposed. Digitally assisted calibration methods for HR, IIP2 and image rejection (IR) are presented to maintain high performance over PVT variations. The presented receiver is implemented in 65 nm CMOS with 5.4 mm2 core area, consuming 9.6–47.4 mA current under 1.2 V supply. The receiver main path is measured with +5 dB m/+5dBm IB-IIP3/OB-IIP3 and +61dBm IIP2. The sub-path achieves +10 dB m/+18dBm IB-IIP3/OB-IIP3 and +62dBm IIP2, as well as 10 dB RF filtering rejection at 10 MHz offset. The HR-path reaches +13 dB m/+14dBm IB-IIP3/OB-IIP3 and 62/66 dB 3rd/5th-order harmonic rejection with 30–40 dB improvement by the calibration. The measured sensitivity satisfies the requirements of DVB-H, LTE, 802.11 g, and ZigBee.

[1]  Rinaldo Castello,et al.  SAW-less analog front-end receivers for TDD and FDD , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Zhihua Wang,et al.  Dual-mode 10MHz BW 4.8/6.3mW reconfigurable lowpass/complex bandpass CT ΣΔ modulator with 65.8/74.2dB DR for a zero/low-IF SDR receiver , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Jonathan Borremans,et al.  A 0.9 V 0.4–6 GHz Harmonic Recombination SDR Receiver in 28 nm CMOS With HR3/HR5 and IIP2 Calibration , 2014, IEEE Journal of Solid-State Circuits.

[4]  Ali M. Niknejad,et al.  An inductorless high dynamic range 0.3 − 2.6 GHz receiver CMOS front-end , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Minjae Lee,et al.  An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[6]  Ahmad Mirzaei,et al.  A blocker-tolerant wideband noise-cancelling receiver with a 2dB noise figure , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Zhihua Wang,et al.  A 0.1–5GHz flexible SDR receiver in 65nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[8]  Imad ud Din,et al.  A 4.75–34.75 MHz digitally tunable active-RC LPF for >60dB mean RX IRR in 65nm CMOS , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[9]  Behzad Razavi,et al.  Stacked inductors and transformers in CMOS technology , 2001 .

[10]  A. Vasilopoulos,et al.  A Low-Power Wideband Reconfigurable Integrated Active-RC Filter With 73 dB SFDR , 2006, IEEE Journal of Solid-State Circuits.

[11]  Jonathan Borremans,et al.  SAW-less software-defined radio transceivers in 40nm CMOS , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[12]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[13]  Zhihua Wang,et al.  A 0.1–1.5GHz harmonic rejection receiver front-end with hybrid 8 phase LO generator, phase ambiguity correction and vector gain calibration , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[14]  Lei Feng,et al.  Overlapped inductors and its application on a shared RF front-end in a MultiStandard IC , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[15]  Hossein Hashemi,et al.  A 0.5-to-3 GHz software-defined radio receiver using sample domain signal processing , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[16]  Jusung Kim,et al.  Wideband Common-Gate CMOS LNA Employing Dual Negative Feedback With Simultaneous Noise, Gain, and Bandwidth Optimization , 2010, IEEE Transactions on Microwave Theory and Techniques.

[17]  Jonathan Borremans,et al.  A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers , 2011, IEEE Journal of Solid-State Circuits.

[18]  Jaeyoung Choi,et al.  A CMOS Wideband RF Front-End With Mismatch Calibrated Harmonic Rejection Mixer for Terrestrial Digital TV Tuner Applications , 2010, IEEE Transactions on Microwave Theory and Techniques.

[19]  Bang-Sup Song,et al.  A complex image rejection circuit with sign detection only , 2006, ISSCC.

[20]  A.J. Lopez-Martin,et al.  Very low-voltage analog signal processing based on quasi-floating gate transistors , 2004, IEEE Journal of Solid-State Circuits.

[21]  Yuhua Cheng,et al.  High-frequency small signal AC and noise modeling of MOSFETs for RF IC design , 2002 .

[22]  Alyosha C. Molnar,et al.  A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface , 2010, IEEE Journal of Solid-State Circuits.

[23]  Lu Han,et al.  A Single–Chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS Receiver With DigRF 3G Interface and ${+}$90 dBm IIP2 , 2009, IEEE Journal of Solid-State Circuits.

[24]  Jonathan Borremans,et al.  A 40nm CMOS highly linear 0.4-to-6GHz receiver resilient to 0dBm out-of-band blockers , 2011, 2011 IEEE International Solid-State Circuits Conference.

[25]  Serge Toutain,et al.  A 60 dB Harmonic Rejection Mixer for Digital Terrestrial TV Tuner , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  Chung-Yu Wu,et al.  Wide Tunning Range 60 GHz VCO and 40 GHz DCO Using Single Variable Inductor , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  N. A. Moseley,et al.  Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference , 2009, IEEE Journal of Solid-State Circuits.

[28]  P. Wambacq,et al.  Low-Area Active-Feedback Low-Noise Amplifier Design in Scaled Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[29]  Tae Wook Kim,et al.  A 2.88 mW $+$ 9.06 dBm IIP3 Common-Gate LNA With Dual Cross-Coupled Capacitive Feedback , 2015, IEEE Transactions on Microwave Theory and Techniques.

[30]  David J. Allstot,et al.  A capacitor cross-coupled common-gate low-noise amplifier , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[31]  Michiel Steyaert,et al.  A 2mm2 0.1-to-5GHz SDR receiver in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[32]  José Silva-Martínez,et al.  Low-Power, Low-Cost CMOS Direct-Conversion Receiver Front-End for Multistandard Applications , 2013, IEEE Journal of Solid-State Circuits.

[33]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[34]  Stanley S K Ho,et al.  A CMOS Broadband Low-Noise Mixer With Noise Cancellation , 2010, IEEE Transactions on Microwave Theory and Techniques.

[35]  Jing Li,et al.  3–10 GHz ultra‐wideband LNA with continuously variable gain for wireless communication , 2016 .