a 10 Gbps burst-mode clock and data recovery circuit with continuous clock output

This paper presents a 10-Gbps burst-mode clock and data recovery (BM-CDR) circuit based on the phase picking method. Experiment demonstrates the proposed BM-CDR circuit is able to align the burst-mode incoming data to the local clock with a maximum phase misalignment of ±π/8 within 20 ns.